

256Mb (16M x 16 bit) U t RAM

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.

ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

Document Title

16Mx16 bit Synchronous Burst Uni-Transistor Random Access Memory

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial - Design target	October 11, 2005	Preliminary
1.0	Finalized - Updated DC parameter (I _{cc2p} : 25mA) - Corrected errata	July 25, 2006	Final

Table of Contents

GENERAL DESCRIPTION.....	1
FEATURES & FUNCTION BLOCK DIAGRAM.....	1
PRODUCT FAMILY.....	1
POWER UP SEQUENCE.....	2
TIMING WAVEFORM OF POWER UP(1) (CS1 controlled).....	2
TIMING WAVEFORM OF POWER UP(2) (CS2 controlled).....	2
FUNCTIONAL DESCRIPTION.....	2
ABSOLUTE MAXIMUM RATINGS.....	3
RECOMMENDED DC OPERATING CONDITIONS.....	3
CAPACITANCE.....	3
DC AND OPERATING CHARACTERISTICS.....	3
AC OPERATING CONDITIONS.....	4
AC CHARACTERISTICS.....	4
TIMING WAVEFORMS.....	5
TIMING WAVEFORM OF READ CYCLE(1).....	5
TIMING WAVEFORM OF READ CYCLE(2).....	5
TIMING WAVEFORM OF PAGE CYCLE (READ ONLY).....	5
TIMING WAVEFORM OF WRITE CYCLE(1).....	6
TIMING WAVEFORM OF WRITE CYCLE(2).....	6
TIMING WAVEFORM OF WRITE CYCLE(3).....	7
TIMING WAVEFORM OF WRITE CYCLE(4).....	7

K1S56161CM

U_tRAM


16M x 16 bit Synchronous Burst Uni-Transistor CMOS RAM

GENERAL DESCRIPTION

The K1S56161CM is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports 4 page read operation and Industrial temperature range. The device supports dual chip selection for user interface. The device also supports internal Temperature Compensated Self Refresh mode for the standby power saving at room temperature range.

FEATURES & FUNCTION BLOCK DIAGRAM

- Process technology: CMOS
- Organization: 16M x 16 bit
- Power supply voltage: 2.7V~3.1V
- Internal TCSR



PRODUCT FAMILY

Product Family	Operating Temp.	Vcc Range	Speed (trc)	Power Dissipation		PKG Type
				Standby (I _{SB1} , Max.)	Operating (I _{CC2} , Max.)	
K1S56161CM-I	Industrial(-25~85°C)	2.7~3.1V	70ns	400µA < 85°C 220µA < 40°C	40mA	TBD

K1S56161CM


U_tRAM

POWER UP SEQUENCE


During the Power Up mode, the standby current can not be guaranteed. To get the stable standby current level, at least one cycle of active operation should be implemented regardless of wait time duration. To get the appropriate device operation, be sure to keep the following power up sequence.

1. Apply power.
2. Maintain stable power ($V_{CC \text{ min.}} = 2.7V$) for a minimum 200 μs with $\overline{CS1}$ =high or $CS2$ =low.

TIMING WAVEFORM OF POWER UP(1) ($\overline{CS1}$ controlled)



TIMING WAVEFORM OF POWER UP(2) ($CS2$ controlled)



FUNCTIONAL DESCRIPTION

$\overline{CS1}$	CS ₂	\overline{OE}	\overline{WE}	\overline{LB}	\overline{UB}	I/O ₁₋₈	I/O ₉₋₁₆	Mode	Power
H	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X ¹⁾	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X ¹⁾	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means "Don't care". X should be low or high state.

K1S56161CM

U_tRAM

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V _{ss}	V _{IN} , V _{OUT}	-0.2 to V _{CCQ} +0.3V	V
Power supply voltage relative to V _{ss}	V _{CC} , V _{CCQ}	-0.2 to 3.6V	V
Power Dissipation	P _D	1.0	W
Storage temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-25 to 85	°C

1) Stresses greater than "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage(Core)	V _{CC}	2.7	2.9	3.1	V
Power supply voltage(I/O)	V _{CCQ}	2.7	2.9	3.1	V
Ground	V _{ss} , V _{SSQ}	0	0	0	V
Input high voltage	V _{IH}	0.8 x V _{CCQ}	-	V _{CCQ} +0.2 ²⁾	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

1. T_A=-40 to 85°C, otherwise specified.

2. Overshoot: V_{CCQ}+1.0V in case of pulse width ≤20ns. Overshoot is sampled, not 100% tested.

3. Undershoot: -1.0V in case of pulse width ≤20ns. Undershoot is sampled, not 100% tested.

CAPACITANCE (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	8	pF

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{ss} to V _{CCQ}	-1	-	1	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$, $\overline{PS}=V_{IH}$, $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{IO} =V _{ss} to V _{CCQ}	-1	-	1	μA	
Average Operating Current(Async)	I _{CC2}	Cycle time=70ns, I _{IO} =0mA ⁴⁾ , 100% duty, $\overline{CS}=V_{IL}$, $\overline{PS}=V_{IH}$, V _{IN} =V _{IL} or V _{IH}	-	-	40	mA	
	I _{CC2P}	Cycle time=t _{RC} +3t _{PC} , I _{IO} =0mA ⁴⁾ , 100% duty, $\overline{CS}=V_{IL}$, $\overline{PS}=V_{IH}$, V _{IN} =V _{IL} or V _{IH}	-	-	25	mA	
Output Low Voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-0.1mA	2.4	-	-	V	
Standby Current(CMOS)	I _{SB1)}	$\overline{CS} \geq V_{CCQ}-0.2V$, $\overline{PS} \geq V_{CCQ}-0.2V$, Other inputs=V _{ss} or V _{CCQ}	< 40°C	-	-	220	μA
			< 85°C	-	-	400	μA

1. Internal TCSR (Temperature Compensated Self Refresh) is used to optimize Refresh cycle below 40°C.

2. I_{IO}=0mA; This parameter is specified with the outputs disabled to avoid external loading effects.

K1S56161CM

UtRAM

AC OPERATING CONDITIONS

TEST CONDITIONS

(Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V


Input rising and falling time: 3ns

Input and output reference voltage: 0.5 x Vccq

Output load: CL=30pF

Vcc:2.7V~3.1V

TA: -25°C~85°C



AC CHARACTERISTICS


Parameter List		Symbol	Speed		Units
			Min	Max	
Common	\overline{CS} High Pulse Width	tCSHP(A)	10	-	ns
Asynch. Read	Read Cycle Time	tRC	70	-	ns
	Page Read Cycle Time	tPC	25	-	ns
	Address Access Time	tAA	-	70	ns
	Page Access Time	tPA	-	20	ns
	Chip Select to Output	tCO	-	70	ns
	Output Enable to Valid Output	tOE	-	35	ns
	\overline{UB} , \overline{LB} Access Time	tBA	-	70	ns
	Chip Select to Low-Z Output	tLZ	5	-	ns
	\overline{UB} , \overline{LB} Enable to Low-Z Output	tBLZ	5	-	ns
	Output Enable to Low-Z Output	tOLZ	5	-	ns
	Chip Disable to High-Z Output	tCHZ	0	12	ns
	\overline{UB} , \overline{LB} Disable to High-Z Output	tBHZ	0	12	ns
	Output Disable to High-Z Output	tOHZ	0	10	ns
	Output Hold	tOH	5	-	ns
Asynch. Write	Write Cycle Time	tWC	70	-	ns
	Chip Select to End of Write	tCW	60	-	ns
	Address Set-up Time to Beginning of Write	tAS	0	-	ns
	Address Valid to End of Write	tAW	60	-	ns
	\overline{UB} , \overline{LB} Valid to End of Write	tBW	60	-	ns
	Write Pulse Width	tWP	55 ¹⁾	-	ns
	\overline{WE} High Pulse Width	tWHP	5	-	ns
	Write Recovery Time	tWR	0	-	ns
	Data to Write Time Overlap	tDW	30	-	ns
	Data Hold from Write Time	tDH	0	-	ns

1. tWP(min)=70ns for continuous write without CS toggling longer than 1.7us
 2. The High-Z timings measure a 100mV transition from either VOH or VOL toward VCCQ x 0.5
 3. The Low-Z timings measure a 100mV transition away from the High-Z level toward either VOH or VOL.

TIMING WAVEFORMS


TIMING WAVEFORM OF READ CYCLE(1)

(Address Controlled, $\overline{CS1}=\overline{OE}=V_{IL}$, $CS2=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)




TIMING WAVEFORM OF READ CYCLE(2)

($\overline{WE}=V_{IH}$)



TIMING WAVEFORM OF PAGE CYCLE (READ ONLY)




(READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.
3. $t_{OE}(\text{max})$ is met only when \overline{OE} becomes enabled after $t_{AA}(\text{max})$.
4. If invalid address signals shorter than min. t_{RC} are continuously repeated for over 1.7 μ s, the device needs a normal read timing(t_{RC}) or needs to sustain standby state for min. t_{RC} at least once in every 1.7 μ s.


TIMING WAVEFORM OF WRITE CYCLE(1)

(WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2)

(CS1 Controlled)




1. A write occurs during the overlap(t_{WP}) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high or \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the \overline{CS} going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with \overline{CS} or \overline{WE} going high.
5. In asynchronous write cycle, Clock and \overline{ADV} signals are ignored.
6. Condition for continuous write operation over 50 times : t_{WP}(min)=70ns

K1S56161CM

U_tRAM


TIMING WAVEFORM OF WRITE CYCLE(3)

(CS₂ Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4)

(UB, LB Controlled)



NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low CS₁ and low WE. A write begins when CS₁ goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when CS₁ goes high and WE goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the CS₁ going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS₁ or WE going high.