

64Mb (4M x 16 bit) Multiplexed U t RAM

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.

ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

Document Title

4M x 16 bit Multiplexed Asynchronous Uni-Transistor Random Access Memory

Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial - Design target	November 7, 2006	Preliminary
1.0	Finalized - Updated DC value	December 19, 2006	Final

K1S6416B9D

U_tRAM

Table of Contents

GENERAL DESCRIPTION.....	1
FEATURES & FUNCTION BLOCK DIAGRAM	1
PIN DESCRIPTIONS	1
PRODUCT FAMILY.....	1
POWER UP SEQUENCE.....	2
FUNCTIONAL DESCRIPTION.....	2
ABSOLUTE MAXIMUM RATINGS.....	3
RECOMMENDED DC OPERATING CONDITIONS.....	3
CAPACITANCE.....	3
DC AND OPERATING CHARACTERISTICS.....	3
AC OPERATING CONDITIONS.....	4
TIMING REQUIREMENTS.....	4
READ Cycle Timing Requirements.....	4
WRITE Cycle Timing Requirements	4
TIMING DIAGRAMS.....	5
READ (CS controlled).....	5
READ (OE controlled).....	6
READ Followed by WRITE (CS Controlled)	7
READ Followed by WRITE (OE, WE Controlled)	8
READ Followed by WRITE at the Same Address	9
WRITE (CS Controlled)	10
WRITE (WE, UB/LB Controlled)	11
WRITE Followed by READ (CS Controlled)	12
WRITE Followed by READ (OE, WE Controlled)	13
PACKAGE DIMENSION.....	14
48 BALL FINE PITCH BGA(0.75mm ball pitch).....	14

K1S6416B9D

U_tRAM

4M x 16 bit Multiplexed Asynchronous Uni-Transistor Random Access Memory

GENERAL DESCRIPTION


The K1S6416B9D is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device supports Industrial temperature range. The device supports internal TCSR(Temperature Compensated Self Refresh) for the standby power saving at room temperature range.

FEATURES & FUNCTION BLOCK DIAGRAM

- Process technology: CMOS
- Organization: 4M x 16 bit
- Power supply voltage: 1.7V~1.95V
- Three state outputs
- Supports power saving modes
 - Internal TCSR (Temperature Compensated Self Refresh)

PIN DESCRIPTIONS

Name	Function
\overline{CS}	Chip Select Inputs
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
\overline{ADV}	Address Valid
A/DQ0~A/DQ15	Address and Data Inputs/Outputs
A16~A21	Address Inputs
Vcc/Vccq	Power Supply(core / I/O)
Vss/Vssq	Ground
\overline{UB}	Upper Byte(I/O8~15)
\overline{LB}	Lower Byte(I/O0~7)
DNU	Do Not Use



PRODUCT FAMILY

Product Family	Operating Temp.	Vcc / Vccq	Speed (tAA)	Current Consumption	
				Standby (I _{SB1} , Max.)	Operating (I _{CC2} , Max.)
K1S6416B9D-I	Industrial(-40~85°C)	1.7V~1.95V	70ns	180uA < 85°C 120uA < 40°C	40mA

K1S6416B9D


U_tRAM

POWER UP SEQUENCE

During the Power Up mode, the standby current can not be guaranteed. To get the stable standby current level, at least one cycle of active operation should be implemented regardless of wait time duration. To get the appropriate device operation, be sure to keep the following power up sequence.

1. Apply power.
2. Maintain stable power ($V_{CC \text{ min.}} = 1.7V$) for a minimum $150\mu s$ with $\overline{CS} = \text{high}$.

TIMING WAVEFORM OF POWER UP



FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{OE}	\overline{WE}	\overline{LB}	\overline{UB}	\overline{ADV}	A/DQ0~15	A16 ~ A21	Mode	Power
H	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	X ¹⁾	Deselected	Standby
L	H	H	X ¹⁾	X ¹⁾	H	High-Z	X ¹⁾	Output Disabled	Active
L	H	H	X ¹⁾	X ¹⁾		Add. Input	Add. Input	Address Input	Active
L	L	H	L	H	H	Dout	X ¹⁾	Lower Byte Read	Active
L	L	H	H	L	H	Dout	X ¹⁾	Upper Byte Read	Active
L	L	H	L	L	H	Dout	X ¹⁾	Word Read	Active
L	H	L	L	H	H	Din	X ¹⁾	Lower Byte Write	Active
L	H	L	H	L	H	Din	X ¹⁾	Upper Byte Write	Active
L	H	L	L	L	H	Din	X ¹⁾	Word Write	Active

1) X means don't care. (Must be V_{IL} or V_{IH})

K1S6416B9D

U_tRAM

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.2 to V _{CCQ} +0.3V	V
Power supply voltage relative to V _{SS}	V _{CC} , V _{CCQ}	-0.2 to 2.5V	V
Power Dissipation	P _D	1.0	W
Storage temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-40 to 85	°C

1) Stresses greater than "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage(Core, I/O)	V _{CC} , V _{CCQ}	1.7	1.8	1.95	V
Ground(Core, I/O)	V _{SS} , V _{SSQ}	0	0	0	V
Input high voltage	V _{IH}	V _{CCQ} -0.4	-	V _{CCQ} +0.2 ²⁾	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.4	V

1. T_A=-40 to 85°C, otherwise specified.

2. Overshoot: V_{CCQ}+1.0V in case of pulse width ≤20ns. Overshoot is sampled, not 100% tested.

3. Undershoot: -1.0V in case of pulse width ≤20ns. Undershoot is sampled, not 100% tested.

CAPACITANCE

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	8	pF

1. Freq.=1MHz, T_A=25°C

2. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CCQ}	-1	-	1	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} , \overline{OE} =V _{IH} or \overline{WE} =V _{IL} , V _{IO} =V _{SS} to V _{CCQ}	-1	-	1	μA	
Average Operating Current	I _{CC2}	Cycle time=70ns, I _{IO} =0mA ²⁾ , 100% duty, \overline{CS} =V _{IL} , V _{IN} =V _{IL} or V _{IH}	-	-	40	mA	
Output Low Voltage	V _{OL}	I _{OL} =0.2mA	-	-	0.2	V	
Output High Voltage	V _{OH}	I _{OH} =-0.2mA	1.4	-	-	V	
Standby Current(CMOS)	I _{SB1} ¹⁾	\overline{CS} and \overline{ADV} =V _{CCQ} , Other inputs=0V or V _{CCQ} (Toggle is not allowed)	< 40°C	-	-	120	μA
			< 85°C	-	-	180	μA

1. Internal TCSR (Temperature Compensated Self Refresh) is used to optimize Refresh cycle below 40°C.

2. I_{IO}=0mA; This parameter is specified with the outputs disabled to avoid external loading effects.

K1S6416B9D

UtRAM

AC OPERATING CONDITIONS

TEST CONDITIONS

(Test Load and Test Input/Output Reference)

Input pulse level: 0.2 to V_{CCQ}-0.2V


Input rising and falling time: 3ns

Input and output reference voltage: 0.5 x V_{CCQ}

Output load: CL=30pF

V_{CC}: 1.7V~1.95V

T_A: -40°C~85°C



TIMING REQUIREMENTS

READ Cycle Timing Requirements


Parameter	Symbol	Min	Max	Unit	Notes
Address access time	tAA		70	ns	
ADV access time	tAADV		70	ns	
Address setup to ADV HIGH	tAVS	5		ns	
Address hold from ADV HIGH	tAVH	2		ns	
LB/UB access time	tBA		70	ns	
LB/UB disable to DQ High-Z output	tBHZ		8	ns	1
CS HIGH between subsequent Async Operations	tCPH	5		ns	
Chip select access time	tCO		70	ns	
CS LOW to ADV HIGH	tCVS	7		ns	
Output enable to valid output	tOE		20	ns	
Output disable to DQ High-Z output	tOHZ		8	ns	1
Chip disable to DQ High-Z output	tHZ		8	ns	1
Output enable to Low-Z output	tOLZ	5		ns	2
READ cycle time	tRC	80		ns	
ADV pulse width LOW	tVP	5		ns	
ADV HIGH to OE LOW	tADVOE	5		ns	
OE HIGH to ADV LOW	tOEADV	8		ns	

WRITE Cycle Timing Requirements

Parameter	Symbol	Min	Max	Unit	Notes
Address setup to ADV going HIGH	tAVS	5		ns	
Address hold from ADV HIGH	tAVH	2		ns	
Address valid to end of WRITE	tAW	70		ns	
LB/UB select to end of WRITE	tBW	70		ns	
CS HIGH between subsequent async operations	tCPH	5		ns	1
CS LOW to ADV HIGH	tCVS	7		ns	2
Chip enable to end of WRITE	tCW	70		ns	3
Data HOLD from WRITE time	tDH	0		ns	
Data WRITE setup time	tDW	20		ns	
End WRITE to Low-Z output	tOW	5		ns	2
ADV pulse width	tVP	5		ns	
ADV setup to end of WRITE	tVS	70		ns	
WRITE pulse width	tWP	55		ns	3
WRITE recovery time	tWR	0		ns	
ADV HIGH to WE LOW	tADVWE	5		ns	

1. The High-Z timings measure a 100mV transition from either V_{OH} or V_{OL} toward V_{CCQ}/2.
2. The Low-Z timings measure a 100mV transition away from the High-Z (V_{CCQ}/2) level toward either V_{OH} or V_{OL}.
3. WE LOW time must be limited to 2.5μs.

READ (\overline{OE} controlled)




1. Don't care must be in V_{IL} or V_{IH} .
2. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
3. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
4. tOE(max) is met only when \overline{OE} becomes enabled after tAA(max).
5. If invalid address signals shorter than min. tRC are continuously repeated for over 2.5us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 2.5us.

K1S6416B9D

U_tRAM


READ Followed by WRITE (\overline{CS} Controlled)



K1S6416B9D

U_tRAM


READ Followed by WRITE (\overline{OE} , \overline{WE} Controlled)



K1S6416B9D


U_tRAM

READ Followed by WRITE at the Same Address




1. The end of the WRITE cycle is controlled by \overline{CS} , $\overline{LB/UB}$, or \overline{WE} , whichever de-asserts first.
2. Don't care must be in V_{IL} or V_{IH} .

WRITE ($\overline{\text{CS}}$ Controlled)



1. Don't care must be in V_{IL} or V_{IH} .
2. A write occurs during the overlap (t_{WP}) of low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$. A write begins when $\overline{\text{CS}}$ goes low and $\overline{\text{WE}}$ goes low with asserting $\overline{\text{UB}}$ or $\overline{\text{LB}}$ for single byte operation or simultaneously asserting $\overline{\text{UB}}$ and $\overline{\text{LB}}$ for double byte operation. A write ends at the earliest transition when $\overline{\text{CS}}$ goes high or $\overline{\text{WE}}$ goes high or $\overline{\text{UB/LB}}$ goes high. The t_{WP} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the $\overline{\text{CS}}$ going low to the end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} is applied in case a write ends with $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.

WRITE (\overline{WE} , $\overline{UB/LB}$ Controlled)



1. Don't care must be in V_{IL} or V_{IH} .
2. A write occurs during the overlap(t_{WP}) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high or \overline{WE} goes high or $\overline{UB/LB}$ goes high. The t_{WP} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the \overline{CS} going low to the end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} is applied in case a write ends with \overline{CS} or \overline{WE} going high.




K1S6416B9D

U_tRAM

PACKAGE DIMENSION

Unit: millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)



	Min	Typ	Max
A	-	0.75	-
B	5.90	6.00	6.10
B1	-	3.75	-
C	7.90	8.00	8.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	-	1.00
E1	0.25	-	-
Y	-	-	0.10

Notes.

1. Bump counts: 48(8 row x 6 column)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are ± 0.050 unless specified beside figures.
4. Typ : Typical
5. Y is coplanarity