

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

256MB DDR SDRAM MODULE

(32Mx72 based on 32Mx8 DDR SDRAM)

Registered 184pin DIMM
72-bit ECC/Parity

Revision 0.0

October. 2001



Rev. 0.0 Oct. 2001

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

Revision History

Revision 0 (Oct. 2001)

1. First release for internal usage



Rev. 0.0 Oct. 2001

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

M312L3223BT0 DDR SDRAM 184pin DIMM

32Mx72 DDR SDRAM 184pin DIMM based on 32Mx8

GENERAL DESCRIPTION

The Samsung M312L3223BT0 is 32M bit x 72 Double Data Rate SDRAM high density memory modules based on first generation of 256Mb DDR SDRAM respectively. The Samsung M312L3223BT0 consists of nine CMOS 32M x 8 bit with 4banks Double Data Rate SDRAMs in 66pin TSOP-II(400mil) packages, mounted on a 184pin glass-epoxy substrate. Four 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each DDR SDRAM. The M312L3223BT0 is Dual In-line Memory Modules and intended for mounting into 184pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

- Performance range

Part No.	Max Freq.	Interface
M312L3223BT0-C(L)A2	133MHz(7.5ns@CL=2)	SSTL_2
M312L3223BT0-C(L)B0	133MHz(7.5ns@CL=2.5)	
M312L3223BT0-C(L)A0	100MHz(10ns@CL=2)	

- Power supply : Vdd: 2.5V ± 0.2V, Vddq: 2.5V ± 0.2V
- Double-data-rate architecture; two data transfers per clock cycle
- Bidirectional data strobe(DQS)
- Differential clock inputs(CK and CK̄)
- DLL aligns DQ and DQS transition with CK transition
- Programmable Read latency 2, 2.5 (clock)
- Programmable Burst length (2, 4, 8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto & Self refresh, 7.8us refresh interval(8K/64ms refresh)
- Serial presence detect with EEPROM
- PCB : Height 1700 (mil), double sided component

PIN CONFIGURATIONS (Front side/back side)

Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	VREF	32	A5	62	VDDQ	93	VSS	124	VSS
2	DQ0	33	DQ24	63	/WE	94	DQ4	125	A6
3	VSS	34	VSS	64	DQ41	95	DQ5	126	DQ28
4	DQ1	35	DQ25	65	/CAS	96	VDDQ	127	DQ29
5	DQS0	36	DQS3	66	VSS	97	DM0	128	VDDQ
6	DQ2	37	A4	67	DQS5	98	DQ6	129	DM3
7	VDD	38	VDD	68	DQ42	99	DQ7	130	A3
8	DQ3	39	DQ26	69	DQ43	100	VSS	131	DQ30
9	NC	40	DQ27	70	VDD	101	NC	132	VSS
10	/RESET	41	A2	71	*/CS2	102	NC	133	DQ31
11	VSS	42	VSS	72	DQ48	103	*A13	134	CB4
12	DQ8	43	A1	73	DQ49	104	VDDQ	135	CB5
13	DQ9	44	CB0	74	VSS	105	DQ12	136	VDDQ
14	DQS1	45	CB1	75	*/CK2	106	DQ13	137	CK0
15	VDDQ	46	VDD	76	*CK2	107	DM1	138	/CK0
16	*CK1	47	DQS8	77	VDDQ	108	VDD	139	VSS
17	*CK1	48	A0	78	DQS6	109	DQ14	140	DM8
18	VSS	49	CB2	79	DQ50	110	DQ15	141	A10
19	DQ10	50	VSS	80	DQ51	111	*CEKE1	142	CB6
20	DQ11	51	CB3	81	VSS	112	VDDQ	143	VDDQ
21	CKE0	52	BA1	82	VDDID	113	*BA2	144	CB7
22	VDDQ	KEY		83	DQ56	114	DQ20	KEY	
23	DQ16	53	DQ32	84	DQ57	115	A12	145	VSS
24	DQ17	54	VDDQ	85	VDD	116	VSS	146	DQ36
25	DQS2	55	DQ33	86	DQS7	117	DQ21	147	DQ37
26	VSS	56	DQS4	87	DQ58	118	A11	148	VDD
27	A9	57	DQ34	88	DQ59	119	DM2	149	DM4
28	DQ18	58	VSS	89	VSS	120	VDD	150	DQ38
29	A7	59	BA0	90	NC	121	DQ22	151	DQ39
30	VDDQ	60	DQ35	91	SDA	122	A8	152	VSS
31	DQ19	61	DQ40	92	SCL	123	DQ23	153	DQ44

PIN DESCRIPTION

Pin Name	Function
A0 ~ A12	Address input (Multiplexed)
BA0 ~ BA1	Bank Select Address
DQ0 ~ DQ63	Data input/output
CB0 ~ CB7	Check bit(Data-in/data-out)
DQS0 ~ DQS8	Data Strobe input/output
CK0,CK0	Clock input
CKE0	Clock enable input
CS0	Chip select input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DM0 ~ DM8	Data - in mask
VDD	Power supply (2.5V)
VDDQ	Power Supply for DQS(2.5V)
VSS	Ground
VREF	Power supply for reference
VDDSPD	Serial EEPROM Power Supply (2.3V to 3.6V)
SDA	Serial data I/O
SCL	Serial clock
SA0 ~ 2	Address in EEPROM
VDDID	VDD identification flag
RESET	Reset enable
INC	No connection

* These pins are not used in this module.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.




Rev. 0.0 Oct. 2001

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

Functional Block Diagram



M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDD	-1.0 ~ 3.6	V
Voltage on VDDQ supply relative to Vss	VDDQ	-0.5 ~ 3.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	PD	9	W
Short circuit current	Ios	50	mA

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

POWER & DC OPERATING CONDITIONS (SSTL_2 In/Out)

Recommended operating conditions(Voltage referenced to Vss=0V, TA=0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage(for device with a nominal VDD of 2.5V)	VDD	2.3	2.7		
I/O Supply voltage	VDDQ	2.3	2.7	V	
I/O Reference voltage	VREF	VDDQ/2-50mV	VDDQ/2+50mV	V	1
I/O Termination voltage(system)	V _{TT}	VREF-0.04	VREF+0.04	V	2
Input logic high voltage	V _{IH(DC)}	VREF+0.15	VDDQ+0.3	V	4
Input logic low voltage	V _{IL(DC)}	-0.3	VREF-0.15	V	4
Input Voltage Level, CK and \overline{CK} inputs	V _{IN(DC)}	-0.3	VDDQ+0.3	V	
Input Differential Voltage, CK and \overline{CK} inputs	V _{ID(DC)}	0.3	VDDQ+0.6	V	3
Input crossing point voltage, CK and \overline{CK} inputs	V _{iX(DC)}	1.15	1.35	V	5
Input leakage current	I _{II}	-2	2	uA	
Output leakage current	I _{OZ}	-5	5	uA	
Output High Current(Normal strength driver) ;V _{OUT} = V _{TT} + 0.84V	I _{OH}	-16.8		mA	
Output High Current(Normal strength driver) ;V _{OUT} = V _{TT} - 0.84V	I _{OL}	16.8		mA	
Output High Current(Half strength driver) ;V _{OUT} = V _{TT} + 0.45V	I _{OH}	-9		mA	
Output High Current(Half strength driver) ;V _{OUT} = V _{TT} - 0.45V	I _{OL}	9		mA	

Notes 1. Includes $\pm 25mV$ margin for DC offset on VREF, and a combined total of $\pm 50mV$ margin for all AC noise and DC offset on VREF, bandwidth limited to 20MHz. The DRAM must accommodate DRAM current spikes on VREF and internal DRAM noise coupled TO VREF, both of which may result in VREF noise. VREF should be de-coupled with an inductance of $\leq 3nH$.

2. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF

3. VID is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .

4. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. The AC and DC input specifications are relative to a VREF envelop that has been bandwidth limited to 200MHz.

5. The value of V_{iX} is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the dc level of the same.
6. These characteristics obey the SSTL-2 class II standards.

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

DDR SDRAM SPEC Items and Test Conditions

Recommended operating conditions Unless Otherwise Noted, TA=0 to 70°C)

Conditions	Symbol	Typical	Worst
Operating current - One bank Active-Precharge; tRC=tRCmin;tCK=100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	IDD0	-	-
Operating current - One bank operation ; One bank open, BL=4, Reads - Refer to the following page for detailed test condition	IDD1	-	-
Percharge power-down standby current; All banks idle; power - down mode; CKE = <VIL(max); tCK=100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; Vin = Vref for DQ,DQS and DM	IDD2P	-	-
Precharge Floating standby current; CS# > =VIH(min);All banks idle; CKE > = VIH(min); tCK=100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; Address and other control inputs changing once per clock cycle; Vin = Vref for DQ,DQS and DM	IDD2F	-	-
Precharge Quiet standby current; CS# > = VIH(min); All banks idle; CKE > = VIH(min); tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; Address and other control inputs stable with keeping >= VIH(min) or =<VIL(max); Vin = Vref for DQ ,DQS and DM	IDD2Q	-	-
Active power - down standby current ; one bank active; power-down mode; CKE=< VIL (max); tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; Vin = Vref for DQ,DQS and DM	IDD3P	-	-
Active standby current; CS# >= VIH(min); CKE>=VIH(min); one bank active; active - precharge; tRC=tRASmax; tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	IDD3N	-	-
Operating current - burst read; Burst length = 2; reads; contiguous burst; One bank active; address and control inputs changing once per clock cycle; CL=2 at tCK = 100Mhz for DDR200, CL=2 at tCK = 133Mhz for DDR266A, CL=2.5 at tCK = 133Mhz for DDR266B ; 50% of data changing at every burst; lout = 0 m A	IDD4R	-	-
Operating current - burst write; Burst length = 2; writes; continuous burst; One bank active address and control inputs changing once per clock cycle; CL=2 at tCK = 100Mhz for DDR200, CL=2 at tCK = 133Mhz for DDR266A, CL=2.5 at tCK = 133Mhz for DDR266B ; DQ, DM and DQS inputs changing twice per clock cycle, 50% of input data changing at every burst	IDD4W	-	-
Auto refresh current; tRC = tRFC(min) - 8*tCK for DDR200 at 100Mhz, 10*tCK for DDR266A & DDR266B at 133Mhz; distributed refresh	IDD5	-	-
Self refresh current; CKE = < 0.2V; External clock should be on; tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B	IDD6	-	-
Orerating current - Four bank operation ; Four bank interleaving with BL=4 -Refer to the following page for detailed test condition	IDD7A	-	-

Typical case: VDD = 2.5V, T = 25' C

Worst case : VDD = 2.7V, T = 10' C

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

DDR SDRAM I_{DD} spec table

Symbol	A2(DDR266@CL=2)		B0(DDR266@CL=2.5)		A0(DDR200@CL=2)		Unit	Notes
	typical	worst	typical	worst	typical	worst		
IDD0	1200	1290	1200	1290	1110	1200	mA	
IDD1	1380	1515	1380	1515	1200	1290	mA	
IDD2P	525	570	525	570	480	525	mA	
IDD2F	660	750	660	750	615	660	mA	
IDD2Q	615	660	615	660	570	615	mA	
IDD3P	660	705	660	705	615	660	mA	
IDD3N	795	885	795	885	705	750	mA	
IDD4R	1920	2235	1920	2235	1650	1875	mA	
IDD4W	2460	2775	2460	2775	2010	2235	mA	
IDD5	1920	2235	1920	2235	1650	1830	mA	
IDD6	Normal	327	327	327	327	327	mA	
	Low power	313.5	313.5	313.5	313.5	313.5	mA	Optional
IDD7A	3450	3900	3450	3900	2910	3315	mA	

* Module I_{DD} was calculated on the basis of component I_{DD} and can be differently measured according to DQ loading cap.

< Detailed test conditions for DDR SDRAM IDD1 & IDD7A >

IDD1 : Operating current: One bank operation

1. Typical Case : Vdd = 2.5V, T=25' C
2. Worst Case : Vdd = 2.7V, T= 10' C
3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. Iout = 0mA
4. Timing patterns
 - DDR200(100Mhz, CL=2) : tCK = 10ns, CL2, BL=4, tRCD = 2*tCK, tRAS = 5*tCK
Read : A0 N R0 N P0 N A0 N - repeat the same timing with random address changing
*50% of data changing at every burst
 - DDR266B(133Mhz, CL=2.5) : tCK = 7.5ns, CL=2.5, BL=4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing
*50% of data changing at every burst
 - DDR266A (133Mhz, CL=2) : tCK = 7.5ns, CL=2, BL=4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing
*50% of data changing at every burst

Legend : A=Activate, R=Read, W=Write, P=Precharge, N=NOP

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

IDD7A : Operating current: Four bank operation

1. Typical Case : Vdd = 2.5V, T=25' C
2. Worst Case : Vdd = 2.7V, T= 10' C
3. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are not changing. Iout = 0mA
4. Timing patterns
 - DDR200(100Mhz, CL=2) : tCK = 10ns, CL2, BL=4, tRRD = 2*tCK, tRCD= 3*tCK, Read with autorecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing
*100% of data changing at every burst
 - DDR266B(133Mhz, CL=2.5) : tCK = 7.5ns, CL=2.5, BL=4, tRRD = 2*tCK, tRCD = 3*tCK
Read with autorecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
*100% of data changing at every burst
 - DDR266A (133Mhz, CL=2) : tCK = 7.5ns, CL2=2, BL=4, tRRD = 2*tCK, tRCD = 3*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing
*100% of data changing at every burst

Legend : A=Activate, R=Read, W=Write, P=Precharge, N=NOP

AC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.31		V	3
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.	VIL(AC)		VREF - 0.31	V	3
Input Differential Voltage, CK and CK inputs	VID(AC)	0.7	VDDQ+0.6	V	1
Input Crossing Point Voltage, CK and CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	2


- Note 1. VID is the magnitude of the difference between the input level on CK and the input on CK.
2. The value of V_{IX} is expected to equal 0.5*V_{DQ} of the transmitting device and must track variations in the DC level of the same.
3. These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. the AC and DC input specificatims are refation to a Vref envelope that has been bandwidth limited 20MHz.

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

AC OPERATING TEST CONDITIONS (VDD=2.5V, VDDQ=2.5V, TA= 0 to 70°C)

Parameter	Value	Unit	Note
Input reference voltage for Clock	0.5 * VDDQ	V	
Input signal maximum peak swing	1.5	V	
Input Levels(VIH/VIL)	VREF+0.31/VREF-0.31	V	
Input timing measurement reference level	VREF	V	
Output timing measurement reference level	Vtt	V	
Output load condition	See Load Circuit		



Output Load Circuit (SSTL_2)

Input/Output CAPACITANCE (VDD=2.5, VDDQ=2.5V, TA= 25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance(A0 ~ A12, BA0 ~ BA1, RAS,CAS, WE)	CIN1	-	12	pF
Input capacitance(CKE0)	CIN2	-	12	pF
Input capacitance(CS0,)	CIN3	-	11	pF
Input capacitance(CLK0, /CLK0)	CIN4	-	12	pF
Input capacitance(DM0~DM8)	CIN5	-	11	pF
Data & DQS input/output capacitance(DQ0~DQ63)	COUT1	-	11	pF
Data input/output capacitance(CB0~CB7)	COUT2	-	11	pF

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

AC Timming Parameters & Specifications (These AC characteristics were tested on the Component)

Parameter	Symbol	-TCA2(DDR266A)		-TCB0(DDR266B)		-TCA0 (DDR200)		Unit	Note
		Min	Max	Min	Max	Min	Max		
Row cycle time	tRC	65		65		70		ns	
Refresh row cycle time	tRFC	75		75		80		ns	
Row active time	tRAS	45	120K	45	120K	48	120K	ns	
RAS to CAS delay	tRCD	20		20		20		ns	
Row precharge time	tRP	20		20		20		ns	
Row active to Row active delay	tRRD	15		15		15		ns	
Write recovery time	tWR	2		2		2		tCK	
Last data in to Read command	tCDLR	1		1		1		tCK	
Col. address to Col. address delay	tCCD	1		1		1		tCK	
Clock cycle time	CL=2.0	tCK	7.5	12	10	12	10	12	ns 5
	CL=2.5		7.5	12	7.5	12		12	ns 5
Clock high level width	tCH	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
Clock low level width	tCL	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
DQS-out access time from CK/CK	tDQSCK	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	
Output data access time from CK/CK	tAC	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	
Data strobe edge to ouput data edge	tDQSQ	-	+0.5	-	+0.5	-	+0.6	ns	5
Read Preamble	tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	tCK	
Read Postamble	tRPST	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in	tDQSS	0.75	1.25	0.75	1.25	0.75	1.25	tCK	
DQS-in setup time	tWPRES	0		0		0		ns	2
DQS-in hold time	tWPREH	0.25		0.25		0.25		tCK	
DQS falling edge to CK rising-setup time	tDSS	0.2		0.2		0.2		tCK	
DQS falling edge from CK rising-hold time	tDSH	0.2		0.2		0.2		tCK	
DQS-in high level width	tDQSH	0.35		0.35		0.35		tCK	
DQS-in low level width	tDQSL	0.35		0.35		0.35		tCK	
DQS-in cycle time	tDSC	0.9	1.1	0.9	1.1	0.9	1.1	tCK	
Address and Control Input setup time	tIS	0.9		0.9		1.1		ns	6
Address and Control Input hold time	tIH	0.9		0.9		1.1		ns	6
Data-out high impedance time from CK/CK	tHZ	tACmin - 400ps	tACmax - 400ps	tACmin - 400ps	tACmax - 400ps	tACmin - 400ps	tACmax - 400ps	ps	
Data-out low impedance time from CK/CK	tLZ	tACmin - 400ps	tACmax - 400ps	tACmin - 400ps	tACmax - 400ps	tACmin - 400ps	tACmax - 400ps	ps	
Input Slew Rate(for input only pins)	tSL(I)	0.5		0.5		0.5		V/ns	6
Input Slew Rate(for I/O pins)	tSL(IO)	0.5		0.5		0.5		V/ns	7
Output Slew Rate(x4,x8)	tSL(O)	1.0	4.5	1.0	4.5	1.0	4.5	V/ns	10
Output Slew Rate(x16)	tSL _(O)	0.7	5	0.7	5	0.7	5	V/ns	10
Output Slew Rate Matching Ratio(rise to fall)	tSLMR	0.67	1.5	0.67	1.5	0.67	1.5		

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

Parameter	Symbol	-TCA2(DDR266A)		-TCB0(DDR266B)		-TCA0 (DDR200)		Unit	Note
		Min	Max	Min	Max	Min	Max		
Mode register set cycle time	tMRD	15		15		16		ns	
DQ & DM setup time to DQS	tDS	0.5		0.5		0.6		ns	7,8,9
DQ & DM hold time to DQS	tDH	0.5		0.5		0.6		ns	7,8,9
DQ & DM input pulse width	tDIPW	1.75		1.75		2		ns	
Power down exit time	tPDEX	10		10		10		ns	
Exit self refresh to write command	tXSW	95				116		ns	
Exit self refresh to bank active command	tXSA	75		75		80		ns	4
Exit self refresh to read command	tXSR	200		200		200		Cycle	
Refresh interval time	64Mb, 128Mb	tREF	15.6		15.6		15.6	us	1
	256Mb		7.8		7.8		7.8	us	1
Output DQS valid window	tQH	tHPmin -tQHS	-	tHPmin -tQHS	-	tHPmin -tQHS	-	ns	5
Clock half period	tHP	tCLmin or tCHmin	-	tCLmin or tCHmin	-	tCLmin or tCHmin	-	ns	
Data hold skew factor	tQHS		0.75		0.75		0.8	ns	
DQS write postamble time	tWPST	0.25		0.25		0.25		tCK	3

- Note : 1. Maximum burst refresh of 8
 2. The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from High_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on tDQSS.
 3. The maximum limit for this parameter is not a device limit. The device will operate with a great value for this parameter, but system performance (bus turnaround) will degrade accordingly.
 4. A write command can be applied with tRCD satisfied after this command.
 5. For registered DINNs, tCL and tCH are \geq 45% of the period including both the half period jitter (tJIT(HP)) of the PLL and the half period jitter due to crosstalk (tJIT(crosstalk)) on the DIMM.

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

6. Input Setup/Hold Slew Rate Derating

Input Setup/Hold Slew Rate (V/ns)	Δt_{IS} (ps)	Δt_{IH} (ps)
0.5	0	0
0.4	+50	+50
0.3	+100	+100

This derating table is used to increase t_{IS}/t_{IH} in the case where the input slew rate is below 0.5V/ns. Input setup/hold slew rate based on the lesser of AC-AC slew rate and DC-DC slew rate.

7. I/O Setup/Hold Slew Rate Derating

I/O Setup/Hold Slew Rate (V/ns)	Δt_{DS} (ps)	Δt_{DH} (ps)
0.5	0	0
0.4	+75	+75
0.3	+150	+150

This derating table is used to increase t_{DS}/t_{DH} in the case where the I/O slew rate is below 0.5V/ns. I/O setup/hold slew rate based on the lesser of AC-AC slew rate and DC-DC slew rate.

8. I/O Setup/Hold Plateau Derating

I/O Input Level (mV)	Δt_{DS} (ps)	Δt_{DH} (ps)
± 280	+50	+50

This derating table is used to increase t_{DS}/t_{DH} in the case where the input level is flat below VREF ± 310 mV for a duration of up to 2ns.

9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Delta Rise/Fall Rate (ns/V)	Δt_{DS} (ps)	Δt_{DH} (ps)
0	0	0
± 0.25	+50	+50
± 0.5	+100	+100

This derating table is used to increase t_{DS}/t_{DH} in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 5V/ns and slew rate 2 = .4V/ns then the Delta Rise/Fall Rate = -0.5ns/V. Input S/H slew rate based on larger of AC-AC delta rise/fall rate and DC-DC delta rise/fall rate.

10. This parameter is for system simulation purpose. It is guaranteed by design.

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

Command Truth Table

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	BA0,1	A10/AP	A11, A12 A9 ~ A0	Note
Register	Extended MRS	H	X	L	L	L	L	OP CODE		1, 2	
Register	Mode Register Set	H	X	L	L	L	L	OP CODE		1, 2	
Refresh	Auto Refresh	H	H	L	L	L	H	X		3	
	Entry		L					X		3	
	Self Refresh	L	H	L	H	H	H	X		3	
	Exit		H	X	X	X	X	X		3	
Bank Active & Row Addr.		H	X	L	L	H	H	V	Row Address		
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	V	L	Column Address A0~A9	4
	Auto Precharge Enable								H		4
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	V	L	Column Address A0~A9	4
	Auto Precharge Enable								H		4, 6
Burst Stop		H	X	L	H	H	L	X		7	
Precharge	Bank Selection	H	X	L	L	H	L	V	L	X	
	All Banks							X	H		5
Active Power Down		H	L	H	X	X	X	X			
Entry			L	V	V	V	X				
Precharge Power Down Mode		L	H	X	X	X	X	X			
Exit			H	X	X	X	X				
DM		H	X				X		8		
No operation (NOP) : Not defined		H	X	H	X	X	X	X		9	
				L	H	H	H	X		9	

Note : 1. OP Code : Operand Code. A0 ~ A12 & BA0 ~ BA1 : Program keys. (@EMRS/MRS)

2. EMRS/ MRS can be issued only at all banks precharge state.

A new command can be issued 2 clock cycles after EMRS or MRS.

3. Auto refresh functions are same as the CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

5. If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.

6. During burst write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

7. Burst stop command is valid at every burst length.

8. DM sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0).


9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

PACKAGE DIMENSIONS

Units : Inches (Millimeters)




Tolerances : $\pm 0.005 (.13)$ unless otherwise specified
The used device is 32Mx8 SDRAM, TSOP
SDRAM Part NO : K4H560838B-TC

M312L3223BT0

184pin 1U Registered DDR SDRAM MODULE

184 Pin DDR Registered DIMM Clock Topology



Notes* :

1. The Clock delay from the input of the PLL clock to the input of any SDRAM or register will be set to 0ns(nominal).
2. Input, output, and feedback clock lines are terminated from line to line as shown, and not from line to ground.
3. Only one PLL output is shown per output type. Any additional PLL outputs will be wired in a similar manner.
4. termination resistors for the PLL feedback path clocks are located after the pins of the PLL.