

# M24C16, M24C08 M24C04, M24C02, M24C01

### 16 Kbit, 8 Kbit, 4 Kbit, 2 Kbit and 1 Kbit serial I2C bus EEPROM

### **Features**

- Two-wire I<sup>2</sup>C serial interface Supports 400 kHz protocol
- Single supply voltage:
  - 2.5 V to 5.5 V for M24Cxx-W
  - 1.8 V to 5.5 V for M24Cxx-R
  - 1.7 V to 5.5 V for M24Cxx-F
- Write Control input
- Byte and Page Write (up to 16 bytes)
- Random and Sequential Read modes
- Self-timed programming cycle
- Automatic address incrementing
- Enhanced ESD/latch-up protection
- More than 1 million write cycles

More than 40-year data retention.

■ Packages **VV VV ■ L** 

ECOPACK® (RoHS compliant)



Reference	Part number
	M24C16-W
M24C16	M24C16-R
	M24C16-F
M24C08	M24C08-W
	M24C08-R
	M24C08-F
	M24C04-W
M24C04	M24C04-R
	M24C04-F
M24C02	M24C02-W
IVIZ4CUZ	M24C02-R
M24C01	M24C01-W
M24C01	M24C01-R



PDIP8 (BN)



SO8 (MN) 150 mils width



TSSOP8 (DW) 169 mils width



TSSOP8 (DS) 3 x 3 mm body size



UFDFPN8 (MB) 2 x 3 mm (MLP)

September 2007 Rev 10 1/34

## **Contents**

Descr	ription .		6
Signa	l descri	iption	8
2.1	Serial C	Clock (SCL)	8
2.2	Serial D	oata (SDA)	8
2.3	Chip En	nable (E0, E1, E2)	8
	2.3.1	Write Control (WC)	8
2.4	Supply	voltage (V <sub>CC</sub> )	9
	2.4.1	Operating supply voltage V <sub>CC</sub>	
	2.4.2		
	2.4.3	Device reset	9
	2.4.4	Power-down conditions	9
Devic	e opera	ition	11
3.1	Start co	ndition	11
3.2	Stop co	ndition	11
3.3	Ackhov	ledge Bit (ACK)	11
3.4	Data inc		11
3.5			
3.6	-	_	
	3.6.1		
	3.6.2	Page Write	14
	3.6.3	Minimizing system delays by polling on ACK	15
3.7	Read or	perations	
	3.7.1	Random Address Read	16
	3.7.2	Current Address Read	17
	3.7.3	Sequential Read	17
	3.7.4	Acknowledge in Read mode	17
Initial	deliver	y state	18
Maxin	num rat	ing	18
DC an	nd AC p	arameters	19
			<b>57</b>
	Signa 2.1 2.2 2.3 2.4 Devic 3.1 3.2 3.3 3.4 3.5 3.6 3.7 Initial Maxim	Signal description  2.1 Serial Color 2.2 Serial Color 2.3.1  2.3 Chip English 2.3.1  2.4 Supply 2.4.1 2.4.2 2.4.3 2.4.4  Device opera  3.1 Start color 3.2 Stop color 3.3  3.4 Data ingrain 3.5 Memory 3.6  Write opera  3.6.1 3.6.2 3.6.3  3.7 Read opera 3.7.1 3.7.2 3.7.3 3.7.4  Initial deliver  Maximum rate  Maximum rate	2.2 Serial Data (SDA) 2.3 Chip Enable (E0, E1, E2) 2.3.1 Write Control (WC) 2.4 Supply voltage (V <sub>CC</sub> ) 2.4.1 Operating supply voltage V <sub>CC</sub> 2.4.2 Power-up conditions 2.4.3 Device reset 2.4.4 Power-down conditions  Device operation 3.1 Start condition 3.2 Stop condition 3.3 Welknowledge Bit (ACH)

M24C16,	M24C08, M24C04, M24C02, M24C01	Contents
7	Package mechanical	25
8	Part numbering	30
_	<b>-</b>	

# www.BDTIC.com/ST

## List of tables

Table 1.	Device summary	1
Table 2.	Signal names	6
Table 3.	Device select code	10
Table 4.	Operating modes	12
Table 5.	Absolute maximum ratings	18
Table 6.	Operating conditions (M24Cxx-W)	19
Table 7.	Operating conditions (M24Cxx-R)	19
Table 8.	Operating conditions (M24Cxx-F)	19
Table 9.	DC characteristics (M24Cxx-W, device grade 6)	19
Table 10.	DC characteristics (M24Cxx-W, device grade 3)	
Table 11.	DC characteristics (M24Cxx-R)	20
Table 12.	DC characteristics (M24Cxx-F)	21
Table 13.	AC measurement conditions	21
Table 14.	Input parameters	21
Table 15.	AC characteristics (M24Cxx-W)	22
Table 16.	AC characteristics (M24Cxx-R and M24Cxx-F)	23
Table 17.	PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package mechanical data	25
Table 18.	SO8 narrow – 8 lead plastic small outline, 150 mils body width,	
	package mechanical data	26
Table 19.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
	2 x 3 mm, data	
Table 20.	TSSOP8 – 8 lead thin shrink small outline, package mechanical data	28
Table 21.	TSSOP8 3 x 3 mm – 8 lead thin shrink small outline, 3 x 3 mm body size	
	mechanical/dataOrdering information scheme	29
Table 22.	Ord ring information (chaine	30
Table 23.	Available M24C16 products (package, voltage range, temperature grade)	31
Table 24.	Available M24C08 products (package, voltage range, temperature grade)	
Table 25.	Available M24C04 products (package, voltage range, temperature grade)	31
Table 26.	Available M24C02 products (package, voltage range, temperature grade)	
Table 27.	Available M24C01 products (package, voltage range, temperature grade)	31
Table 28.	Document revision history	32

# List of figures

Figure 1.	Logic diagram	6
Figure 2.	8-pin package connections (top view)	7
Figure 3.	Device select code	
Figure 4.	Maximum R <sub>P</sub> value versus bus parasitic capacitance (C) for an I <sup>2</sup> C bus	9
Figure 5.	I <sup>2</sup> C bus protocol	10
Figure 6.	Write mode sequences with $\overline{WC} = 1$ (data write inhibited)	13
Figure 7.	Write mode sequences with $\overline{WC} = 0$ (data write enabled)	14
Figure 8.	Write cycle polling flowchart using ACK	15
Figure 9.	Read mode sequences	16
Figure 10.	AC measurement I/O waveform	21
Figure 11.	AC waveforms	24
Figure 12.	PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package outline	25
Figure 13.	SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline	26
Figure 14.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
	2 x 3 mm, outline	27
Figure 15.	TSSOP8 – 8 lead thin shrink small outline, package outline	28
Figure 16.	TSSOP8 3 x 3 mm – 8 lead thin shrink small outline, 3 x 3 mm body size,	
	package outline	29

# www.BDTIC.com/ST


## 1 Description

These I<sup>2</sup>C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 2048/1024/512/256/128 x 8 (M24C16, M24C08, M24C04, M24C02 and M24C01).

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. ECOPACK® packages are Lead-free and RoHS compliant.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.





I<sup>2</sup>C u.es a two wire series interface, comprising a biographic handa line and a clock line. The devices carry a built-in 4 of Device Type Identified code (10 ()) in accordance with the I<sup>2</sup>C bus definition.

The device behaves as a slave in the  $I^2C$  protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a device select code and Read/Write bit ( $\overline{RW}$ ) (as described in *Table 3*), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

Table 2. Signal names

Signal name	Function	Direction
E0, E1, E2	Chip Enable	Input
SDA	Serial Data	Input/output
SCL	Serial Clock	Input
WC	Write Control	Input
V <sub>CC</sub>	Supply voltage	
V <sub>SS</sub>	Ground	

Figure 2. 8-pin package connections (top view)

- 1. NC = Not connected
- 2. See Section 7: Package mechanical for package dimensions, and how to identify pin-1.

# www.BDTIC.com/ST

## 2 Signal description

### 2.1 Serial Clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor can be connected from Serial Clock (SCL) to  $V_{CC}$ . (*Figure 4* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.


### 2.2 Serial Data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to  $V_{CC}$ . (*Figure 4* indicates how the value of the pull-up resistor can be calculated).

### 2.3 Chip Enable (E0, E1, E2)

These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , to establish the derive exlect code as shown in *Figure 3.* When more connected (left floating) A(0, 11), E2 are read as low 0, 0,0).

Figure 3. Device select code



### 2.3.1 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control ( $\overline{WC}$ ) is driven High. When unconnected, the signal is internally read as  $V_{IL}$ , and Write operations are allowed.

When Write Control ( $\overline{WC}$ ) is driven High, device select and address bytes are acknowledged, data bytes are not acknowledged.

### 2.4 Supply voltage (V<sub>CC</sub>)

#### 2.4.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable V<sub>CC</sub> voltage within the specified [V<sub>CC</sub>(min), V<sub>CC</sub>(max)] range must be applied (see *Table 6*, *Table 7* and Table 8). In order to secure a stable DC supply voltage, it is recommended to decouple the V<sub>CC</sub> line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V<sub>CC</sub>/V<sub>SS</sub> package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle ( $t_{W}$ ).

#### 2.4.2 **Power-up conditions**

When the power supply is turned on, V<sub>CC</sub> rises from V<sub>SS</sub> to V<sub>CC</sub>; the V<sub>CC</sub> rise time must *not* vary faster than 1 V/µs.


#### 2.4.3 **Device reset**

In order to prevent inadvertent write operations during power-up, a power on reset (POR) circuit is included. At power-up (continuous rise of V<sub>CC</sub>), the device does not respond to any instruction until V<sub>CC</sub> has reached the power on reset threshold voltage (this threshold is lower than the minimum V<sub>CC</sub> operating voltage defined in *Table 6*, *Table 7* and *Table 8*). When V<sub>CC</sub> passes the POR threshold, the device is reset and in the Standby Power mode.

In a similar way, during power-down (continuous decrease in V<sub>CC</sub>), as soon as V<sub>CC</sub> drops below the power on reset tricking of white the device stops responding to any instruction

#### 2.4.4 **Power-down conditions**

During power-down (where V<sub>CC</sub> decreases continuously), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).



Maximum R<sub>P</sub> value versus bus parasitic capacitance (C) for an I<sup>2</sup>C bus Figure 4.




Figure 5. I<sup>2</sup>C bus protocol

Table 3. Device select code

	Device type identifier <sup>(1)</sup>				Chip Enable <sup>(2),(3)</sup>			R₩
	b7	b6	b5	b4	b3	b2	b1	b0
M24C01 select code	1	0	1	0	E2	E1	E0	R₩
M24C02 select code	1	0	1	0	E2	E1	E0	R₩
M24C04 select code	1	0	1	0	E2	E1	A8	R₩
M24C08 select code	1	0	1	0	E2	A9	A8	RW
M24C16 select code	1	0	1	0	A10	A9	A8	R₩

- 1. The most significant bit, b7, is sent first.
- 2. E0, E1 and E2 are compared against the respective external pins on the memory device.
- 3. A10, A9 and A8 represent most significant bits of the address.

### 3 Device operation

The device supports the I<sup>2</sup>C protocol. This is summarized in *Figure 5*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The M24Cxx device is always a slave in all communication.

### 3.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the High state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

### 3.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop condition at the end of a Write command triggers the internal Write cycle.

# 3.3 Acknowledge B DT C . com/ST

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) Low to acknowledge the receipt of the eight data bits.

## 3.4 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven Low.

### 3.5 Memory addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 3* (on Serial Data (SDA), most significant bit first).

The device select code consists of a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit Device Type Identifier is 1010b.

Each device is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the device select code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs. However, those devices with larger memory capacities (the M24C16, M24C08 and M24C04) need more address bits. E0 is not available for use on devices that need to use address line A8; E1 is not available for devices that need to use address line A9, and E2 is not available for devices that need to use address line A10 (see *Figure 2* and *Table 3* for details). Using the E0, E1 and E2 inputs, up to eight M24C02 (or M24C01), four M24C04, two M24C08 or one M24C16 devices can be connected to one I²C bus. In each case, and in the hybrid cases, this gives a total memory capacity of 16 Kbits, 2 KBytes (except where M24C01 devices are used).

The 8<sup>th</sup> bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

Table 4. Operating modes

Mode	KVV bit	VC	Bytes	nital Se Juence
Curve it Address Read	וכונ	Х	<b>1</b>	Start, Device Select, RW = 1
Random Address Read	0	Х	1	Start, Device Select, $R\overline{W} = 0$ , Address
Random Address Read	1	Х	'	reStart, Device Select, RW = 1
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V <sub>IL</sub>	1	Start, Device Select, $R\overline{W} = 0$
Page Write	0	V <sub>IL</sub>	≤16	Start, Device Select, $R\overline{W} = 0$

<sup>1.</sup>  $X = V_{IH}$  or  $V_{IL}$ .




Figure 6. Write mode sequences with  $\overline{WC} = 1$  (data write inhibited)

### 3.6 Write operations

Following a Start condition the bus master sends a device select code with the Read/ $\overline{\text{Write}}$  bit ( $\overline{\text{RW}}$ ) reset to 0. The device acknowledges this, as shown in *Figure 7*, and waits for an address byte. The device responds to the address byte with an acknowledge bit, and then waits for the data byte.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

During the internal Write cycle, Serial Data (SDA) and Serial Clock (SCL) are ignored, and the device does not respond to any requests.

### 3.6.1 Byte Write


After the device select code and the address byte, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control ( $\overline{WC}$ ) being driven High (during the period from the Start condition until the end of the address byte), the device replies to the data byte with NoAck, as shown in *Figure 6*, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 7*.

5//

### 3.6.2 Page Write

The Page Write mode allows up to 16 bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits are the same. If more bytes are sent than will fit up to the end of the page, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 16 bytes of data, each of which is acknowledged by the device if Write Control ( $\overline{WC}$ ) is Low. If the addressed location is Write-protected, by Write Control ( $\overline{WC}$ ) being driven High (during the period from the Start condition until the end of the address byte), the device replies to the data bytes with NoAck, as shown in *Figure 6*, and the locations are not modified. After each byte is transferred, the internal byte address counter (the 4 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.






Figure 8. Write cycle polling flowchart using ACK

### 3.6.3 Minimizing system delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time  $(t_w)$  is shown in *Table 15* and *Table 16*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 8, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and
  the bus master goes back to Step 1. If the device has terminated the internal Write
  cycle, it responds with an Ack, indicating that the device is ready to receive the second
  part of the instruction (the first byte of this instruction having been sent during Step 1).




Figure 9. Read mode sequences

## 3.7 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{WC}$ ) signal. The device has an internal address counter which is incremented each time a byte is read.

### 3.7.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 9*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the Read/Write bit  $(R\overline{W})$  set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

The seven most significant bits of the device select code of a Random Read (in the 1<sup>st</sup> and 3<sup>rd</sup> bytes) must be identical.

### 3.7.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 9, without* acknowledging the byte.

### 3.7.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure* 9.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

### 3.7.4 Acknowledge in Read mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9<sup>th</sup> bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device terminates the data transfer and switches to its Standby mode.

www.BDTIC.com/ST

## 4 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).

## 5 Maximum rating

Stressing the device outside the ratings listed in *Table 5* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 5. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Ambient operating temperature		130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
т	Lead temperature during soldering		see note (1)	
T <sub>LEAD</sub>	PDIP-specific lead temperature during soldering		260 <sup>(2)</sup>	°C
Yio	Input or output range	-0.50	6.5	V
Wy <sub>c</sub> V V	Woply vo tace	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(3)</sup>	-4000	4000	V

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

<sup>2.</sup>  $T_{LEAD}$  max must not be applied for more than 10s.

<sup>3.</sup> AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1 = 100 pF, R1 = 1500  $\Omega$ , R2 = 500  $\Omega$ ).

## 6 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 6. Operating conditions (M24Cxx-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
т	Ambient operating temperature (device grade 6)	-40	85	°C
$T_A$	Ambient operating temperature (device grade 3)	-40	125	°C

Table 7. Operating conditions (M24Cxx-R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 8. Operating conditions (M24Cxx-F)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply vol age	1.7	5 5	V
V <sub>V</sub> VV	Ambient operating temperature	- <u>2</u> 0/ 1	85	°C

Table 9. DC characteristics (M24Cxx-W, device grade 6)

Symbol	Parameter	Parameter Test condition (in addition to those in <i>Table 6</i> )		Max.	Unit
ILI	Input leakage current (SCL, SDA, E0, E1,and E2)	$V_{IN} = V_{SS}$ or $V_{CC}$ , device in Standby mode		± 2	μA
I <sub>LO</sub>	Output leakage current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μA
1	Supply current	$V_{CC} = 5 \text{ V, } f_{c} = 400 \text{ kHz}$ (rise/fall time < 50 ns)		2	mA
Icc	Supply current	$V_{CC}$ = 2.5 V, $f_c$ = 400 kHz (rise/fall time < 50 ns)		1	mA
I <sub>CC1</sub>	Standby supply current	$V_{IN} = V_{SS} \text{ or } V_{CC},$ for 2.5 V < $V_{CC} = < 5.5 \text{ V}$		1	μΑ
V <sub>IL</sub>	Input low voltage (SDA, SCL, WC)		-0.45	0.3V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output low voltage	$I_{OL}$ = 2.1 mA when $V_{CC}$ = 2.5 V or $I_{OL}$ = 3 mA when $V_{CC}$ = 5.5 V		0.4	V

Table 10. DC characteristics (M24Cxx-W, device grade 3)

Symbol	Parameter Test condition (in addition to those in <i>Table 6</i> )			Max.	Unit
ILI	Input leakage current (SCL, SDA, E0, E1,and E2)	$V_{IN} = V_{SS}$ or $V_{CC}$ , device in Standby mode		± 2	μA
I <sub>LO</sub>	Output leakage current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μΑ
	Supply ourrent	$V_{CC} = 5 \text{ V, } f_{C} = 400 \text{ kHz}$ (rise/fall time < 50 ns)		3	mA
Icc	Supply current	$V_{CC}$ = 2.5 V, $f_C$ = 400 kHz (rise/fall time < 50 ns)		3	mA
1	Standby supply surrent	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5$ V		5	μΑ
I <sub>CC1</sub>	Standby supply current	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5 \text{ V}$		2	μΑ
V <sub>IL</sub>	Input low voltage (SDA, SCL, WC)		-0.45	0.3V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output low voltage	$I_{OL}$ = 2.1 mA when $V_{CC}$ = 2.5 V or $I_{OL}$ = 3 mA when $V_{CC}$ = 5.5 V		0.4	٧

Table 11. DC characteristics (M24Cxx-R)

Symbol	Parameter	Parameter Test condition (in addition to those in <i>Table 7</i> )		Max.	Unit
WV	Input leakag a cur en SUL SDA, E0. E1,and E2)	V <sub>IN</sub> = V <sub>SS</sub> (TV <sub>C</sub> ), device in Standby hore		± 2	μΑ
$I_{LO}$	Output leakage current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μΑ
I <sub>CC</sub>	Supply current	$V_{CC}$ = 1.8 V, $f_c$ = 400 kHz (rise/fall time < 50 ns)		0.8	mA
I <sub>CC1</sub>	Standby supply current	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.8 \text{ V}$		1	μΑ
V <sub>IL</sub>	Input low voltage (SDA,	2.5 V ≤V <sub>CC</sub>	-0.45	0.3 V <sub>CC</sub>	V
V IL	SCL, WC)	1.8 V ≤V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.2	V

Table 12. DC characteristics (M24Cxx-F)

Symbol	Parameter	Parameter Test condition (in addition to those in <i>Table 7</i> )		Max.	Unit
I <sub>LI</sub>	Input leakage current (SCL, SDA, E0, E1,and E2)	$V_{IN} = V_{SS}$ or $V_{CC}$ , device in Standby mode		± 2	μA
I <sub>LO</sub>	Output leakage current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z		± 2	μΑ
I <sub>CC</sub>	Supply current	$V_{CC}$ = 1.7 V, $f_c$ = 400 kHz (rise/fall time < 50 ns)		0.8	mA
I <sub>CC1</sub>	Standby supply current	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.7 \text{ V}$		1	μΑ
V <sub>IL</sub>	Input low voltage (SDA,	2.5 V ≤V <sub>CC</sub>	-0.45	0.3 V <sub>CC</sub>	٧
V IL	SCL, WC)	1.7 V ≤V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	>
V <sub>IH</sub>	Input high voltage (SDA, SCL, WC)		0.7V <sub>CC</sub>	V <sub>CC</sub> +1	٧
V <sub>OL</sub>	Output low voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} = 1.7 \text{ V}$		0.2	V

Table 13. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
$C_L$	Load capacitance	10	00	pF
	Input rise and fall times		50	ns
	Input levels	0.2V <sub>CC</sub> t	o 0.8V <sub>CC</sub>	V
	Input and output timing reference levels	0.3V <sub>C/C</sub> t	2 <sup>7</sup> / <sub>2</sub>	V

Figury 10. / (() measurement /O v aveform




Table 14. Input parameters

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance (SDA)			8	pF
C <sub>IN</sub>	Input capacitance (other pins)			6	pF
Z <sub>WCL</sub>	WC input impedance	V <sub>IN</sub> < 0.3 V	15	70	kΩ
Z <sub>WCH</sub>	WC input impedance	$V_{IN} > 0.7V_{CC}$	500		kΩ
t <sub>NS</sub>	Pulse width ignored (input filter on SCL and SDA)	Single glitch		100	ns

1. Sampled only, not 100% tested.

Table 15. AC characteristics (M24Cxx-W)

	Test conditions specified in Table 6 and Table 13									
Symbol	Alt.	Min.	Max.	Unit						
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency		400	kHz					
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600		ns					
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	1300		ns					
t <sub>DL1DL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA fall time	20	300	ns					
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data in setup time	100		ns					
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0		ns					
t <sub>CLQX</sub>	t <sub>DH</sub>	Data out hold time	200		ns					
t <sub>CLQV</sub> (2)	t <sub>AA</sub>	Clock low to next data valid (access time)	200	900	ns					
t <sub>CHDX</sub> (3)	t <sub>SU:STA</sub>	Start condition setup time	600		ns					
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600		ns					
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	600		ns					
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300		ns					
t <sub>W</sub> <sup>(4)</sup>	t <sub>WR</sub>	Write time		5	ms					

<sup>1.</sup> Sampled only, not 100% tested.

To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.


Previous devices bearing the process letter "L" in the package marking guarantee a maximum write time of 10 ms. For more information about these devices and their device identification, please ask your ST Sales Office for Process Change Notices PCN MPG/EE/0061 and 0062 (PCEE0061 and PCEE0062).

Table 16. AC characteristics (M24Cxx-R and M24Cxx-F)

	Test conditions specified in Table 7 and Table 11										
Symbol	Alt.	Parameter	Min.	Max.	Unit						
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency		400	kHz						
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600		ns						
t <sub>CLCH</sub>	$t_{LOW}$	Clock pulse width low	1300		ns						
t <sub>DL1DL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA fall time	20	300	ns						
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data in setup time	100		ns						
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0		ns						
t <sub>CLQX</sub>	t <sub>DH</sub>	Data out hold time	200		ns						
t <sub>CLQV</sub> (2)	t <sub>AA</sub>	Clock low to next data valid (access time)	200	900	ns						
t <sub>CHDX</sub> (3)	t <sub>SU:STA</sub>	Start condition setup time	600		ns						
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600		ns						
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	600		ns						
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300		ns						
t <sub>W</sub>	t <sub>WR</sub>	Write time		5 <sup>(4)</sup>	ms						


- 1. Sampled only, not 100% tested.
- 2. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
- 10 avoid spurious Start and Stop conditions, a minimum delay is rising edge of SDA.
   10 at leStart to ndition, or roll owing a Writ cycle.
   t<sub>W</sub>(max) = 5 ms (instead or 10 ms) is offered from Week 41 2007 process letter printed on the package: M24C01: process letter is either S or G M24C02: process letter is either S or G M24C04: process letter is Q M24C08: process letter is Q M24C016: process letter is either \$ or Q can be identified with the

Figure 11. AC waveforms



# 7 Package mechanical

Figure 12. PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package outline



<sup>1.</sup> Drawing is not to scale.

Table 17. PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package mechanical data

Symbol		millimeters		inches		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
\/\A\/\	I $RI$		5.33	$\cap$ m /	S	0.210
A1	, Di	0.38	0.0		0.015	
A2	3.30	2.92	4.95	0.130	0.115	0.195
b	0.46	0.36	0.56	0.018	0.014	0.022
b2	1.52	1.14	1.78	0.060	0.045	0.070
С	0.25	0.20	0.36	0.010	0.008	0.014
D	9.27	9.02	10.16	0.365	0.355	0.400
E	7.87	7.62	8.26	0.310	0.300	0.325
E1	6.35	6.10	7.11	0.250	0.240	0.280
е	2.54	_	_	0.100	-	_
eA	7.62	_	_	0.300	_	_
eB			10.92			0.430
L	3.30	2.92	3.81	0.130	0.115	0.150

**Ay** 




Figure 13. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline

- 1. Drawing is not to scale.
- 2. The '1' that appears in the top view of the package shows the position of pin 1 and the 'N' indicates the total number of pins.

Table 18. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package mechanical data

Symbol		millimeters			inches	
Symbol	Тур	TV III	Max	Тур	C <sup>N</sup> iii	Max
<u> </u>	W.D		1.75		0	0.069
A1		0.10	0.25		0.004	0.010
A2		1.25			0.049	
b		0.28	0.48		0.011	0.019
С		0.17	0.23		0.007	0.009
ccc			0.10			0.004
D	4.90	4.80	5.00	0.193	0.189	0.197
Е	6.00	5.80	6.20	0.236	0.228	0.244
E1	3.90	3.80	4.00	0.154	0.150	0.157
е	1.27	_	-	0.050	_	_
h		0.25	0.50		0.010	0.020
k		0°	8°		0°	8°
L		0.40	1.27		0.016	0.050
L1	1.04			0.041		




Figure 14. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline

- 1. Drawing is not to scale.
- The central pad (the area E2 by D2 in the above illustration) is pulled, internally, to V<sub>SS</sub>. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.
- 3. The circle in the top view of the package indicates the position of pin 1.

Table 19. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data

<b>3.1/1/1</b> /1	M R	m Ilir leter s	C	$\sim$ /	inches	
SAMPAIN	Тур	Min	Max	Тур	Min	Max
Α	0.55	0.50	0.60	0.022	0.020	0.024
A1	0.02	0.00	0.05	0.001	0.000	0.002
b	0.25	0.20	0.30	0.010	0.008	0.012
D	2.00	1.90	2.10	0.079	0.075	0.083
D2	1.60	1.50	1.70	0.063	0.059	0.067
ddd			0.08			0.003
E	3.00	2.90	3.10	0.118	0.114	0.122
E2	0.20	0.10	0.30	0.008	0.004	0.012
е	0.50	-	_	0.020	-	_
L	0.45	0.40	0.50	0.018	0.016	0.020
L1			0.15			0.006
L3		0.30			0.012	




Figure 15. TSSOP8 – 8 lead thin shrink small outline, package outline

- 1. Drawing is not to scale.
- 2. The circle in the top view of the package indicates the position of pin 1.

Table 20. TSSOP8 – 8 lead thin shrink small outline, package mechanical data

Cumbal		millimeters		inches		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
\A \\ \ \ \ \		TTT	1.200	om/	CT	0.0472
VVAVVV	/ . DL	0.050	0.150		©.00 20	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
С		0.090	0.200		0.0035	0.0079
СР			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	-	-	0.0256	1	1
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°




Figure 16. TSSOP8 3 x 3 mm – 8 lead thin shrink small outline, 3 x 3 mm body size, package outline


- 1. Drawing is not to scale.
- 2. The circle in the top view of the package indicates the position of pin 1.

Table 21. TSSOP8 3 x 3 mm - 8 lead thin shrink small outline, 3 x 3 mm body size, mechanical data

		millimeters			inches	
Symbol	<b>М</b> Тур <mark>З</mark>	<b>V</b> in	Max	(N)	Mir	Max
Α			1.10			0.0433
A1		0.00	0.15		0.0000	0.0059
A2	0.85	0.75	0.95	0.0335	0.0295	0.0374
b		0.22	0.40		0.0087	0.0157
С		0.08	0.23		0.0031	0.0091
D	3.00	2.8	3.20	0.1181	0.1102	0.126
E	4.90	4.65	5.15	0.1929	0.1831	0.2028
E1	3.00	2.80	3.10	0.1181	0.1102	0.122
е	0.65			0.0256		
L	0.60	0.40	0.80	0.0236	0.0157	0.0315
L1	0.95			0.0374		
L2	0.25			0.0098		
k		0°	8°		0°	8°
ccc			0.10			0.0039

### Part numbering 8

Table 22. Ordering information scheme



- /S = F6SP36%
- 1. Products sold in this package are not recommended for new design.
- ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.
- Used only for device grade 3.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

Table 23. Available M24C16 products (package, voltage range, temperature grade)

Package	M24C16-W V <sub>CC</sub> = 2.5 V to 5.5 V	M24C16-R V <sub>CC</sub> = 1.8 V to 5.5 V	M24C16-F V <sub>CC</sub> = 1.7 V to 5.5 V
DIP8 (BN)	Range 6	Range 6	-
SO8N (MN)	Range 6, Range 3	Range 6	-
UFDFPN8 (MB)	-	Range 6	-
TSSOP8 (DW)	Range 6, Range 3	Range 6	Range 5

Table 24. Available M24C08 products (package, voltage range, temperature grade)

Package	M24C08-W V <sub>CC</sub> = 2.5 V to 5.5 V	M24C08-R V <sub>CC</sub> = 1.8 V to 5.5 V	M24C08-F V <sub>CC</sub> = 1.7 V to 5.5 V
DIP8 (BN)	Range 6	-	-
SO8N (MN)	Range 6, Range 3	Range 6	-
UFDFPN8 (MB)	-	Range 6	Range 5
TSSOP8 (DW)	Range 6	Range 6	Range 5
TSSOP8 3 x 3 mm (DS)	-	Range 6	-

Table 25. Available M24C04 products (package, voltage range, temperature grade)

Package	M24C04-W V <sub>CC</sub> = 2.5 V to 5.5 V	M24C04-R V <sub>CC</sub> = 1.8 V to 5.5 V	M24C04-F V <sub>CC</sub> = 1.7 V to 5.5 V
DIP8 (BN)	Range 6	. 10	-
SOBM (MIN)	Rar ge 6, Ring 3	(alge6	-
UFDFPN8 (MB)		Range 6	Range 5
TSSOP8 (DW)	Range 6, Range 3	Range 6	Range 5

Table 26. Available M24C02 products (package, voltage range, temperature grade)

Package	M24C02-W V <sub>CC</sub> = 2.5 V to 5.5 V	M24C02-R V <sub>CC</sub> = 1.8 V to 5.5 V
DIP8 (BN)	Range 6	-
SO8N (MN)	Range 6, Range 3	Range 6
UFDFPN8 (MB)	-	Range 6
TSSOP8 (DW)	Range 6, Range 3	Range 6

Table 27. Available M24C01 products (package, voltage range, temperature grade)

Package	M24C01-W V <sub>CC</sub> = 2.5 V to 5.5 V	M24C01-R V <sub>CC</sub> = 1.8 V to 5.5 V
DIP8 (BN)	Range 6	-
SO8N (MN)	Range 6	Range 6
UFDFPN8 (MB)	-	-
TSSOP8 (DW)	Range 6	Range 6
TSSOP8 3 × 3 mm (DS)	-	Range 6

# 9 Revision history

Table 28. Document revision history

Date	Version	Changes
10-Dec-1999	2.4	TSSOP8 Turned-Die package removed (p 2 and order information) Lead temperature added for TSSOP8 in table 2
18-Apr-2000	2.5	Labelling change to Fig-2D, correction of values for 'E' and main caption for Tab-13
05-May-2000	2.6	Extra labelling to Fig-2D
23-Nov-2000	3.0	SBGA package information removed to an annex document -R range changed to being the -S range, and the new -R range added
19-Feb-2001	3.1	SBGA package information put back in this document Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated References to PSDIP changed to PDIP and Package Mechanical data updated Wording brought in to line with standard glossary
20-Apr-2001	3.2	Revision of DC and AC characteristics for the -S series
08-Oct-2001	3.3	Ball numbers added to the SBGA connections and package mechanical illustrations
09-107-2001		Specification of Test Condition for Leakage Currents in the DC Character stics table improved
30-Jul-2002	3.5	Document reformatted using new template. SBGA5 package removed TSSOP8 (3x3mm² body size) package (MSOP8) addedL voltage range added
04-Feb-2003	3.6	Document title spelt out more fully. "W"-marked devices with tw=5ms added.
05-May-2003	3.7	-R voltage range upgraded to 400kHz working, and no longer preliminary data. 5V voltage range at temperature range 3 (-xx3) no longer preliminary dataS voltage range removedWxx3 voltage+temp ranged added as preliminary data.
07-Oct-2003	4.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Read Operations. V <sub>IL</sub> (min) improved to -0.45V. t <sub>W</sub> (max) value for -R voltage range corrected.
17-Mar-2004	5.0	MLP package added. Absolute Maximum Ratings for $V_{IO}(min)$ and $V_{CC}(min)$ changed. Soldering temperature information clarified for RoHS compliant devices. Device grade information clarified. Process identification letter "G" information added. 2.2-5.5V range is removed, and 4.5-5.5V range is now Not for New Design

Table 28. Document revision history (continued)

Date	Version	Changes	
7-Oct-2005	6.0	Product List summary table added. AEC-Q100-002 compliance. Device Grade information clarified. Updated Device internal reset section, <i>Figure 3, Figure 4, Table 16</i> and <i>Table 22</i> Added ECOPACK® information. Updated tW=5ms for the M24Cxx-W.	
17-Jan-2006	7.0	Pin numbers removed from silhouettes (see <i>on page 1</i> ). Internal Device Reset paragraph moved to below Section 2.4: Supply voltage ( $V_{CC}$ ). Section 2.4: Supply voltage ( $V_{CC}$ ) added below Section 2: Signal description. Test conditions for $V_{OL}$ updated in Table 9 and Table 10 SO8N package specifications updated (see Table 18) New definition of $I_{CC1}$ over the whole $V_{CC}$ range (see Tables 9, 10 and 11).	
19-Sep-2006	8	Document converted to new ST template.  SO8 and UFDFPN8 package specifications updated (see Section 7:  Package mechanical). Section 2.4: Supply voltage (V <sub>CC</sub> ) clarified.  I <sub>LI</sub> value given with the device in Standby mode in Tables 9, 10 and 11.  Information given in Table 16: AC characteristics (M24Cxx-R and M24Cxx-F) are no longer preliminary data.	
03 <sup>1</sup> Alug-2007	9	1.7 V to 5.5 V V <sub>CC</sub> voltage range added (M24C16-F, M24C08-F, M24C04-F part numbers added; <i>Table 8</i> and <i>Table 12</i> added).  Section 2.4: Supply voltage (V <sub>CC</sub> ) modified.  Note 1 updated to latest standard revision in <i>Table 5: Absolute maximum ratings</i> .  Rise/fall time conditions for I <sub>CC</sub> modified in <i>Table 9, Table 10</i> and <i>Table 11</i> .  Loc conditions modified in <i>Table 11: DC characteristics (M24Cxx-R)</i> .  No e rem ved pellow <i>Table 14: in Uro infineters</i> .  We addified for M24Cxx-R in <i>Table 36</i> , note added.  TSSOP8 (DS) package specifications updated (see <i>Table 21</i> and <i>Figure 16</i> ).  Added: <i>Table 23, Table 24, Table 25, Table 26</i> and <i>Table 27</i> summarizing all available products. <i>Table 22: Ordering information scheme</i> : Blank option removed under Plating technology, /W removed under Process.	
27-Sep-2007	10	Section 2.3: Chip Enable (E0, E1, E2) updated.  Concerned signals specified for V <sub>IL</sub> and V <sub>IH</sub> parameters, and note removed in DC characteristics tables (Table 9, Table 10, Table 11 and Table 12).  t <sub>W</sub> modified in Table 16: AC characteristics (M24Cxx-R and M24Cxx-F).  M24C08-F and M24C04-F offered in UFDFPN8 package in the temperature range 5 (see Table 24 and Table 25).	

### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S JEIMS AID CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS IN LUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHINATA JILITY FIT IE'S FOR A PARTICULAR PURPOSE (NO) THER EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com