

M41ST84W

3.0/3.3V I²C Serial RTC with Supervisory Functions

KEY FEATURES

- AUTOMATIC BATTERY SWITCHOVER and **DESELECT**
 - Power-fail Deselect, V_{PFD} = 2.60V (nom)
 - Switchover, $V_{SO} = 2.50V$ (nom)
- 400kHz I²C SERIAL INTERFACE
- 3.0/3.3V OPERATING VOLTAGE
 - V_{CC} = 2.7 to 3.6V
- **ULTRA-LOW BATTERY SUPPLY CURRENT** of 500nA (max)
- Rohs Compliance Lead-free components are compliant with the RoHS Directive.


Serial RTC Features

- 400kHz I²C
- $\mathbb{C}.\mathsf{com}/\mathsf{ST}$ 44 Bytes of General Rurpose NVRAM Counters for
 - Seconds, Minutes, Hours, Day, Date, Month, and Year
 - Century
 - 10ths/100ths of Seconds
 - Clock Calibration register allows compensation for crystal variations over temperature
- Programmable Alarm with Interrupt
 - Functions during Battery Back-up Mode
- Power-down Timestamp (HT Bit)
- 2.5 to 5.5V Oscillator Operating Voltage
- 32KHz Oscillator with Integrated Load Capacitance (12.5pF)

Microprocessor Supervisory Features

- Programmable Watchdog Timer
 - 62.5ms to 128s time-out period
- Power-on Reset/Low Voltage Detect Output
- PFI/PFO with 1.25V Reference

Figure 1. 16-pin SOIC Package



NVRAM Supervisory Features

- Non-volatizes External LPSRAM
 - Automatically switches to back-up battery and deselects (write-protects) external LPSRAM via chip-enable gate
 - Power-fail deselect (write protect) voltage, $V_{PFD} = 2.60V \text{ (nom)}$
 - Switchover, $V_{SO} = 2.50V$ (nom)
- Battery Low flag

Other Features

- Programmable Squarewave Generator (1Hz to 32KHz)
- -40°C to +85°C Operation
- Packaged in a 16-lead SOIC

Rev 7.0

1/29 January 2006

M41ST84W

TABLE OF CONTENTS

FEATURES SUMMARY	1
Serial RTC Features	1
Microprocessor Supervisory Features	1
Figure 1. 16-pin SOIC Package	
NVRAM Supervisory Features	
Other Features	
SUMMARY DESCRIPTION	4
Figure 2. Logic Diagram	4
Table 1. Signal Names	4
Figure 3. 16-pin SOIC Connections	5
Figure 4. Block Diagram	5
Figure 5. Hardware Hookup	6
OPERATING MODES	
2-Wire Bus Characteristics	
Figure 6. Serial Bus Data Transfer Sequence	
Figure 7. Acknowledgement Sequence	
Figure 8. Bus Timing Requirements Sequence	
Table 2. AC Characteristics	
READ Mode	10
Figure 9. Slave Address Location	10
READ Mode Figure 9. Slave Address Locator	11
Figure 11.Alternate READ Mode Sequence	11
Figure 11.Alternate READ Mode Sequence	11
Figure 11.Alternate READ Mode Sequence	12
Figure 11.Alternate READ Mode Sequence	12
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence	12
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence. CLOCK OPERATION	12
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence. CLOCK OPERATION Power-down Time-Stamp	11 12 12 13 13
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers	11 12 12 13 13 13
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence. CLOCK OPERATION Power-down Time-Stamp	11 12 12 13 13 13
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers	11 12 12 13 13 14
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers Table 3. TIMEKEEPER® Register Map	12 12 13 13 14 15
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence. CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature Figure 14.Clock Calibration.	12 12 13 13 13 14 16 16
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature	12 12 13 13 13 14 16 16
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence. CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature Figure 14.Clock Calibration.	12 12 13 13 13 14 16 16
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence. CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature Figure 14.Clock Calibration Setting Alarm Clock Registers Figure 15.Alarm Interrupt Reset Waveform Table 4. Alarm Repeat Modes.	12 12 13 13 14 16 16 17 17
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers. Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature Figure 14.Clock Calibration Setting Alarm Clock Registers Figure 15.Alarm Interrupt Reset Waveform.	12 12 13 13 14 16 16 17 17
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers. Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature Figure 14.Clock Calibration Setting Alarm Clock Registers. Figure 15.Alarm Interrupt Reset Waveform. Table 4. Alarm Repeat Modes. Figure 16.Back-Up Mode Alarm Waveform. Watchdog Timer	12 12 13 13 13 14 16 16 17 17 18
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers. Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature Figure 14.Clock Calibration Setting Alarm Clock Registers. Figure 15.Alarm Interrupt Reset Waveform. Table 4. Alarm Repeat Modes. Figure 16.Back-Up Mode Alarm Waveform. Watchdog Timer Square Wave Output.	12 12 13 13 14 16 17 17 17 18 18
Figure 11.Alternate READ Mode Sequence WRITE Mode. Data Retention Mode. Figure 12.WRITE Mode Sequence CLOCK OPERATION Power-down Time-Stamp TIMEKEEPER® Registers. Table 3. TIMEKEEPER® Register Map Calibrating the Clock. Figure 13.Crystal Accuracy Across Temperature Figure 14.Clock Calibration Setting Alarm Clock Registers. Figure 15.Alarm Interrupt Reset Waveform. Table 4. Alarm Repeat Modes. Figure 16.Back-Up Mode Alarm Waveform. Watchdog Timer	12 12 13 13 13 15 16 17 17 18 18 18

A7/

Reset Input (RSTIN)	20
Figure 17. RSTIN Timing Waveform	20
Table 6. Reset AC Characteristics2	20
Power-fail INPUT/OUTPUT	21
Century Bit	
Output Driver Pin2	
Battery Low Warning	
t _{rec} Bit	
Initial Power-on Defaults	
Table 7. t _{rec} Definitions	
Table 8. Default Values	22
MAXIMUM RATING	22
Table 9. Absolute Maximum Ratings	22
DC AND AC PARAMETERS	23
Table 10. DC and AC Measurement Conditions	23
Figure 18.AC Testing Input/Output Waveforms	23
Table 11. Capacitance	23
Table 12. DC Characteristics2	24
Table 13. Crystal Electrical Characteristics (Externally Supplied)	
Figure 19.Power Down/Up Mode AC Waveforms	
Table 14. Power Down/Up AC Characteristics	25
Figure 20.SO16 – 16-lead Plastic Small Outline, Package Outline	
Table 15. SO16 – 16-lead Plastic Small Outline, Package Mechanical Data	26
PART NUMBERING	27
Table 16. Ordering Information Scheme	27
REVISION HISTORY	28
Table 17. Document Revision History	28

SUMMARY DESCRIPTION

The M41ST84W Serial Real-Time Clock is built in a low power CMOS SRAM process. It has a 64-byte memory space with 44 bytes of NVRAM and 20 memory-mapped RTC registers (see Table 3., page 14). The RTC registers are configured in binary coded decimal (BCD) format.

A built-in, low power 32.768kHz oscillator (external crystal controlled) provides the time base for the timekeeping and calendar functions.

The basic clock/calendar functions are handled by the first eight RTC registers, while the other twelve bytes provide status/control for the Alarm, Watchdog, and Square Wave functions.

Addresses and data are transferred serially via the two line, bi-directional I²C interface. The built-in address register is incremented automatically after each WRITE or READ data byte.

The M41ST84W has a built-in power sense circuit which detects power failures and automatically switches to the battery supply when a power failure occurs. The energy needed to sustain the SRAM and clock operations can be supplied by a small lithium button-cell supply when a power failure occurs. Functions available to the user include a non-volatile, time-of-day clock/calendar, Alarm interrupts, Watchdog Timer and programmable Square Wave output. Other features include a Power-On Reset as well as an additional input (RSTIN) which can also generate an output Reset (RST). The eight clock address locations contain the century, year, month, date, day, hour, minute, second and tenths/hundredths of a second in 24 hour BCD format. Corrections for 28, 29 (leap year - valid until year 2100), 30 and 31 day months are made automatically.

The M41ST84W is supplied in a 16-lead SOIC package.

Figure 2. Logic Diagram




Table 1. Signal Names

Table 1. Signal Names							
ΧI	Oscillator Input						
ХО	Oscillator Output						
IRQ/FT/OUT	Interrupt/Frequency Test/Out Output (Open Drain)						
JPE U	Pover Fail nput						
PFO	Power Fail Output						
RST	Reset Output (Open Drain)						
RSTIN	Reset Input						
SCL	Serial Clock Input						
SDA	Serial Data Input/Output						
SQW	Square Wave Output						
WDI	Watchdog Input						
Vcc	Supply Voltage						
V _{BAT}	Battery Supply Voltage						
V _{SS}	Ground						
NC	No Connect						
	XI XO IRQ/FT/OUT PEI PFO RST RSTIN SCL SDA SQW WDI Vcc VBAT VSS						

Figure 3. 16-pin SOIC Connections






Figure 4. Block Diagram



Note: 1. Open drain output

Figure 5. Hardware Hookup



Note: 1. User-supplied crystal

www.BDTIC.com/ST

OPERATING MODES

The M41ST84W clock operates as a slave device on the serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 64 bytes contained in the device can then be accessed sequentially in the following order:

- 1. Tenths/Hundredths of a Second Register
- 2. Seconds Register
- Minutes Register
- Century/Hours Register
- Day Register
- 6. Date Register
- 7. Month Register
- Year Register
- 9. Control Register
- Watchdog Register
- 11 16. Alarm Registers
- 17 19. Reserved
- 20. Square Wave Register
- 21 64. User RAM

The M41ST84W clock continually monitors V_{CC} for an out-of tolerance condition. Should V_{CC} fall below V_{PFD} , the device terminates an access in progress and resets the device address counter. Inputs to the device will roll be recognized at this time to prevent erroned us botta from the normal witten to the device from a an out-of-tolerance system. When V_{CC} falls below V_{SO} , the device automatically switches over to the battery and powers down into an ultra low current mode of operation to conserve battery life. As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . Write protection continues until V_{CC} reaches $V_{PFD}(min)$ plus t_{rec} (min).

For more information on Battery Storage Life refer to Application Note AN1012.

2-Wire Bus Characteristics

The bus is intended for communication between different ICs. It consists of two lines: a bi-directional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is High.

 Changes in the data line, while the clock line is High, will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy. Both data and clock lines remain High.

Start data transfer. A change in the state of the data line, from High to Low, while the clock is High, defines the START condition.

Stop data transfer. A change in the state of the data line, from Low to High, while the clock is High, defines the STOP condition.

Data Valid. The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.

By definition a device that gives out a message is called "transmitter", the receiving device that gets the message is called "receiver". The device that controls the message is called "master". The devices that are controlled by the master are called "slaves".

Acknowledge. Each byte of eight bits is followed by one Acknowledge Bit. This Acknowledge Bit is a low level put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable Low during the High period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line High to enable the master to generate the STOP condition.

Figure 6. Serial Bus Data Transfer Sequence





Figure 7. Acknowledgement Sequence






Figure 8. Bus Timing Requirements Sequence

Table 2. AC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit
f _{SCL}	SCL Clock Frequency	0	400	kHz
t _{BUF}	Time the bus must be free before a new transmission can start	1.3		μs
t _F	SDA and SCL Fall Time		300	ns
t _{HD:DAT} ⁽²⁾	Data Hold Time	0		μs
t _{HD:STA}	START Condition Hold Time (after this period the first clock pulse is generated)	600		ns
tHIGH	Clock High Reriod	n 600		ns
t _{LOW}	Clock Low Period	1.3		μs
t _R	SDA and SCL Rise Time		300	ns
t _{SU:DAT}	Data Setup Time	100		ns
tsu:sta	START Condition Setup Time (only relevant for a repeated start condition)	600		ns
tsu:sto	STOP Condition Setup Time	600		ns

Note: 1. Valid for Ambient Operating Temperature: T_A = -40 to 85°C; V_{CC} = 2.7 to 3.6V (except where noted).

2. Transmitter must internally provide a hold time to bridge the undefined region (300ns max) of the falling edge of SCL.

READ Mode

In this mode the master reads the M41ST84W slave after setting the slave address (see Figure 9., page 10). Following the WRITE Mode Control Bit $(R/\overline{W}=0)$ and the Acknowledge Bit, the word address 'An' is written to the on-chip address pointer. Next the START condition and slave address are repeated followed by the READ Mode Control Bit $(R/\overline{W}=1)$. At this point the master transmitter becomes the master receiver. The data byte which was addressed will be transmitted and the master receiver will send an Acknowledge Bit to the slave transmitter. The address pointer is only incremented on reception of an Acknowledge Clock. The M41ST84W slave transmitter will now place the data byte at address An+1 on the bus, the master receiver reads and acknowledges the and the address pointer incremented to "An+2."

This cycle of reading consecutive addresses will continue until the master receiver sends a STOP condition to the slave transmitter (see Figure 10., page 11).

The system-to-user transfer of clock data will be halted whenever the address being read is a clock address (00h to 07h). The update will resume either due to a Stop Condition or when the pointer increments to a non-clock or RAM address.

Note: This is true both in READ Mode and WRITE Mode.

An alternate READ Mode may also be implemented whereby the master reads the M41ST84W slave without first writing to the (volatile) address pointer. The first address that is read is the last one stored in the pointer (see Figure 11., page 11).

Figure 9. Slave Address Location




Figure 10. READ Mode Sequence





Figure 11. Alternate READ Mode Sequence



WRITE Mode

In this mode the master transmitter transmits to the M41ST84W slave receiver. Bus protocol is shown in Figure 12., page 12. Following the START condition and slave address, a logic '0' (R/ W=0) is placed on the bus and indicates to the addressed device that word address An will follow and is to be written to the on-chip address pointer. The data word to be written to the memory is strobed in next and the internal address pointer is incremented to the next memory location within the RAM on the reception of an acknowledge clock. The M41ST84W slave receiver will send an acknowledge clock to the master transmitter after it has received the slave address (see Figure 9., page 10) and again after it has received the word address and each data byte.


Data Retention Mode

With valid V_{CC} applied, the M41ST84W can be accessed as described above with READ or WRITE cycles. Should the supply voltage decay, the M41ST84W will automatically deselect, write protecting itself when V_{CC} falls between V_{PFD}(max) and V_{PFD}(min). This is accomplished by internally inhibiting access to the clock registers. At this time, the Reset pin (\overline{RST}) is driven active and will remain active until V_{CC} returns to nominal levels. When V_{CC} falls below the Battery Back-up Switchover Voltage (V_{SO}), power input is switched from the V_{CC} pin to the external battery, and the clock registers and SRAM are maintained from the attached battery supply.

All outputs become high impedance. On power up, when V_{CC} returns to a nominal value, write protection continues for t_{rec} . The \overline{RST} signal also remains active during this time (see Figure 19., page 25).

For a further more detailed review of lifetime calculations, please see Application Note AN1012.

Figure 12. WRITE Mode Sequence



CLOCK OPERATION

The eight byte clock register (see Table 3., page 14) is used to both set the clock and to read the date and time from the clock, in a binary coded decimal format. Tenths/Hundredths of Seconds, Seconds, Minutes, and Hours are contained within the first four registers.

Note: A WRITE to any clock register will result in the Tenths/Hundredths of Seconds being reset to "00," and Tenths/Hundredths of Seconds cannot be written to any value other than "00."

Bits D6 and D7 of Clock Register 03h (Century/ Hours Register) contain the CENTURY ENABLE Bit (CEB) and the CENTURY Bit (CB). Setting CEB to a '1' will cause CB to toggle, either from '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle. Bits D0 through D2 of Register 04h contain the Day (day of week). Registers 05h, 06h, and 07h contain the Date (day of month), Month and Years. The ninth clock register is the Control Register (this is described in the Clock Calibration section). Bit D7 of Register 01h contains the STOP Bit (ST). Setting this bit to a '1' will cause the oscillator to stop. If the device is expected to spend a significant amount of time on the shelf, the oscillator may be stopped to reduce current drain. When reset to a '0' the oscillator restarts within one second

The eight clock registers may be read one by e at a time, or in a sequential block. The Control Register (Address location 08h) may be accessed independently. Provision has been made to assure that a clock update does not occur while any of the eight clock addresses are being read. If a clock address is being read, an update of the clock regis-

ters will be halted. This will prevent a transition of data during the READ.

Power-down Time-Stamp

When a power failure occurs, the Halt Update Bit (HT) will automatically be set to a '1.' This will prevent the clock from updating the TIMEKEEPER® registers, and will allow the user to read the exact time of the power-down event. Resetting the HT Bit to a '0' will allow the clock to update the TIMEKEEPER registers with the current time. For more information, see Application Note AN1572.

TIMEKEEPER® Registers

The M41ST84W offers 12 additional internal registers which contain the Alarm, Watchdog, Flag, Square Wave and Control data. These registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as BiPORT™ TIMEKEEPER cells). The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. The internal divider (or clock) chain will be reset upon the completion of a WRITE to any clock address.

The system to user transfer of clock data will be halted wher even the address being read is a clock address (00h to 07h). The update will resume either due to a Stop Condition or when the pointer increments to a non-clock or RAM address.

TIMEKEEPER and Alarm Registers store data in BCD. Control, Watchdog and Square Wave Registers store data in Binary Format.

Table 3. TIMEKEEPER® Register Map

Address	Data							Function/F	Range	
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD For	mat
00h		0.1 Se	0.1 Seconds			0.01 S	econds		Seconds	00-99
01h	ST	1	0 Second	ls		Sec	onds		Seconds	00-59
02h	0	1	0 Minute	S		Min	utes		Minutes	00-59
03h	CEB	СВ	10 H	lours	Н	ours (24 H	lour Form	at)	Century/Hours	0-1/00-23
04h	TR	0	0	0	0	D	ay of Wee	ek	Day	01-7
05h	0	0	10 [Date		Date: Day	of Month	1	Date	01-31
06h	0	0	0	10M		Мо	nth		Month	01-12
07h		10 Y	ears ears			Ye	ar		Year	00-99
08h	OUT	FT	S		(Calibration	າ		Control	
09h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
0Ah	AFE	SQWE	ABE	AI 10M		Alarm	Month		Al Month	01-12
0Bh	RPT4	RPT5	Al 10 Date			Alarm	Date		Al Date	01-31
0Ch	RPT3	HT	Al 10 Hour			Alarm	Hour		Al Hour	00-23
0Dh	RPT2	Alar	m 10 Min	m 10 Minutes		Alarm I	Vinutes		Al Min	00-59
0Eh	RPT1	Aları	m 10 Sec	onds		Alarm Seconds		Al Sec	00-59	
0Fh	WDF	AF	0	BL	0	0 0 0		Flags		
10h	0	/\ A/\	0	RO	0	0	0	m	k served	
11h	0	0	0		0	0	0	0	Reserved	
12h	0	0	0	0	0	0	0	0	Reserved	
13h	RS3	RS2	RS1	RS0	0	0	0	0	SQW	

Keys: S = Sign Bit

FT = Frequency Test Bit

ST = Stop Bit

0 = Must be set to zero

BL = Battery Low Flag (Read only)
BMB0-BMB4 = Watchdog Multiplier Bits

CEB = Century Enable Bit

CB = Century Bit

OUT = Output level

AFE = Alarm Flag Enable Flag

RB0-RB1 = Watchdog Resolution Bits

WDS = Watchdog Steering Bit

ABE = Alarm in Battery Back-Up Mode Enable Bit

RPT1-RPT5 = Alarm Repeat Mode Bits

WDF = Watchdog flag (Read only) AF = Alarm flag (Read only)

SQWE = Square Wave Enable

RS0-RS3 = SQW Frequency

HT = Halt Update Bit

 $TR = t_{rec} Bit$

Calibrating the Clock

The M41ST84W is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The devices are tested not exceed +/-35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about +/-1.53 minutes per month. When the Calibration circuit is properly employed, accuracy improves to better than ±2 ppm at 25°C.

The oscillation rate of crystals changes with temperature (see Figure 13., page 16). Therefore, the M41ST84W design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 14., page 16. The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down. The Calibration bits occupy the five lower order bits (D4-D0) in the Control Register (08h). These

The Calibration bits occupy the five lower order bits (D4-D0) in the Control Register (08h). These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 250 oscillators, cell life a binary '1' is loaded it to the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M41ST84W may require.


The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time. Calibration values, including the number of seconds lost or gained in a given period, can be found in Application Note AN934: TIMEKEEPER CALIBRATION. This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration byte.


The second approach is better suited to a manufacturing environment, and involves the use of the IRQ/FT/OUT pin. The pin will toggle at 512Hz, when the Stop Bit (ST, D7 of 01h) is '0,' the Frequency Test Bit (FT, D6 of 08h) is '1,' the Alarm Flag Enable Bit (AFE, D7 of 0Ah) is '0,' and the Watchdog Steering Bit (WDS, D7 of 09h) is '1' or the Watchdog Register (09h = 0) is reset.

Any deviation from 512Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (XX001010) to be loaded into the Calibiation Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

The $\overline{IRQ}/FT/OUT$ pin is an open drain output which requires a pull-up resistor to V_{CC} for proper operation. A 500 to 10k resistor is recommended in order to control the rise time. The FT Bit is cleared on power-down.







Setting Alarm Clock Registers

Address locations 0Ah-0Eh contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second, or repeat every year, month, day, hour, minute, or second. It can also be programmed to go off while the M41ST84W is in the battery back-up to serve as a system wake-up call. Bits RPT5-RPT1 put the alarm in the repeat mode of operation. Table 4., page 17 shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT5-RPT1, the AF (Alarm Flag) is set. If AFE (Alarm Flag Enable) is also set, the alarm condition activates the IRQ/FT/OUT pin.

Note: If the address pointer is allowed to increment to the Flag Register address, an alarm condition will not cause the Interrupt/Flag to occur until the address pointer is moved to a different ad-

dress. It should also be noted that if the last address written is the "Alarm Seconds," the address pointer will increment to the Flag address, causing this situation to occur.

The IRQ/FT/OUT output is cleared by a READ to the Flags Register as shown in Figure 15.. A subsequent READ of the Flags Register is necessary to see that the value of the Alarm Flag has been reset to '0.'

The IRQ/FT/OUT pin can also be activated in the battery back-up mode. The IRQ/FT/OUT will go low if an alarm occurs and both ABE (Alarm in Battery Back-up Mode Enable) and AFE are set. The ABE and AFE Bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M41ST84W was in the deselect mode during power-up. Figure 16., page 18 illustrates the back-up mode alarm timing.

Figure 15. Alarm Interrupt Reset Waveform



Table 4. Alarm Repeat Modes

RPT5	RPT4	RPT3	RPT2	RPT1	Alarm Setting
1	1	1	1	1	Once per Second
1	1	1	1	0	Once per Minute
1	1	1	0	0	Once per Hour
1	1	0	0	0	Once per Day
1	0	0	0	0	Once per Month
0	0	0	0	0	Once per Year




Figure 16. Back-Up Mode Alarm Waveform

Watchdog Timer

The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the Watchdog Register, address 09h. Bits BMB4-BMB0 store a binary multiplier and the two lower order bits RB1-RB0 selection, where 00 = 1/16 section, 01 = 1/4 second, 10 = 1 second, and 11 = 4 seconds. The amount of time-out is then determined to be the multiplication of the five-bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register = 3*1, or 3 seconds).

Note: Accuracy of timer is within \pm the selected resolution.

If the processor does not reset the timer within the specified period, the M41ST84W sets the WDF (Watchdog Flag) and generates a watchdog interrupt or a microprocessor reset.

The most significant bit of the Watchdog Register is the Watchdog Steering Bit (WDS). When set to a '0,' the watchdog will activate the $\overline{IRQ}/FT/OUT$ pin when timed-out. When WDS is set to a '1,' the watchdog will output a negative pulse on the RST pin for trec. The Watchdog register, FT, AFE, ABE and SQWE Bits will reset to a '0' at the end of a Watchdog time-out when the WDS Bit is set to a '1'

The watchdog timer can be reset by two methods:

1) a transition (high-to-low or low-to-high) can be applied to the Watchdog Input pin (WDI) or 2) the microprocessor can perform a WRITE of the Watchdog Register. The time-out period then starts over.

Note: the VDI pir should be tied to V_{SS} if not used.

In order to perform a software reset of the watchdog timer, the original time-out period can be written into the Watchdog Register, effectively restarting the count-down cycle.

Should the watchdog timer time-out, and the WDS Bit is programmed to output an interrupt, a value of 00h needs to be written to the Watchdog Register in order to clear the IRQ/FT/OUT pin. This will also disable the watchdog function until it is again programmed correctly. A READ of the Flags Register will reset the Watchdog Flag (Bit D7; Register 0Fh).

The watchdog function is automatically disabled upon power-up and the Watchdog Register is cleared. If the watchdog function is set to output to the IRQ/FT/OUT pin and the Frequency Test (FT) function is activated, the watchdog function prevails and the Frequency Test function is denied.

Square Wave Output

The M41ST84W offers the user a programmable square wave function which is output on the SQW pin. The RS3-RS0 Bits located in 13h establish the square wave output frequency. These frequencies are listed in Table 5.. Once the selection of the

SQW frequency has been completed, the SQW pin can be turned on and off under software control with the Square Wave Enable Bit (SQWE) located in Register 0Ah.

Table 5. Square Wave Output Frequency

	Square V	Vave Bits		Square	e Wave
RS3	RS2	RS1	RS0	Frequency	Units
0	0	0	0	None	-
0	0	0	1	32.768	kHz
0	0	1	0	8.192	kHz
0	0	1	1	4.096	kHz
0	1	0	0	2.048	kHz
0	1	0	1	1.024	kHz
0	1	1	0	512	Hz
0	1	1	1	256	Hz
1	0	0	0	128	Hz
1	0	0	1	64	Hz
1	0		0	32	Hz
1	/////	B)1	100	M /6	Hz
1	1	0	0	8	Hz
1	1	0	1	4	Hz
1	1	1	0	2	Hz
1	1	1	1	1	Hz


Power-on Reset

The M41ST84W continuously monitors V_{CC} . When V_{CC} falls to the power fail detect trip point, the \overline{RST} pulls low (open drain) and remains low on power-up for t_{rec} after V_{CC} passes $V_{PFD}(max)$. The \overline{RST} pin is an open drain output and an appropriate pull-up resistor should be chosen to control rise time.

Reset Input (RSTIN)

The M41ST84W provides an independent input which can generate an output reset. The duration and function of this reset is identical to a reset generated by a power cycle. Table 6., page 20 and Figure 17., page 20 illustrate the AC reset characteristics of this function. Pulses shorter than t_{RLRH} will not generate a reset condition. RSTIN is internally pulled up to V_{CC} through a $100k\Omega$ resistor.

Figure 17. RSTIN Timing Waveform



Note: With pull-up resistor

Table 6. Reset AC Characteristics

Symbol	Parameter 1)	MON	Ivie X	Unit
t _{RLRH} (2)	RSTIN Low to RSTIN High	200		ns
t _{RHRSH} (3)	RSTIN High to RST High	40	200	ms

Note: 1. Valid for Ambient Operating Temperature: T_A = -40 to 85°C; V_{CC} = 2.7 to 3.6V (except where noted).

- 2. Pulse width less than 50ns will result in no RESET (for noise immunity).
- 3. Programmable (see Table 8., page 22)

Power-fail INPUT/OUTPUT

The Power-Fail Input (PFI) is compared to an internal reference voltage (1.25V). If PFI is less than the power-fail threshold (V_{PFI}), the Power-Fail Output (\overline{PFO}) will go low. This function is intended for use as an under-voltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see Figure 5., page 6) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the M41ST84W or the microprocessor drops below the minimum operating voltage.

During battery back-up, the power-fail comparator turns off and PFO goes (or remains) low. This occurs after V_{CC} drops below $V_{PFD}(\mbox{min})$. When power returns, PFO is forced high, irrespective of V_{PFI} for the write protect time (t_{rec}), which is the time from $V_{PFD}(\mbox{max})$ until the inputs are recognized. At the end of this time, the power-fail comparator is enabled and PFO follows PFI. If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected.

Century Bit

Bits D7 and D6 of Clock Register 03h contain the CENTURY ENABLE Bit (CFB) and the CENT JRY Bit (CB). Setting (LiB) to a "1" will cause CF to toggle, either from a "0" to "1" or from "1" to "0" at the turn of the century (depending upon its initial state). If CEB is set to a "0", CB will not toggle.

Output Driver Pin

When the FT Bit, AFE Bit and watchdog register are not set, the IRQ/FT/OUT pin becomes an output driver that reflects the contents of D7 of the Control Register. In other words, when D7 (OUT Bit) and D6 (FT Bit) of address location 08h are a '0,' then the IRQ/FT/OUT pin will be driven low.

Note: The IRQ/FT/OUT pin is an open drain which requires an external pull-up resistor.

Battery Low Warning

The M41ST84W automatically performs battery voltage monitoring upon power-up and at factory-programmed time intervals of approximately 24

hours. The Battery Low (BL) Bit, Bit D4 of Flags Register 0Fh, will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL Bit will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below approximately 2.5 volts and may not be able to maintain data integrity in the SRAM. Data should be considered suspect and verified as correct. A fresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal V_{CC} is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the battery should be replaced. The battery may be replaced while V_{CC} is applied to the device.

The M41ST84W only monitors the battery when a nominal V_{CC} is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon scwer-up via a checksum or other technique.

trec Bit

Bit D7 of Clock Register 04h contains the t_{rec} Bit (TR). t_{rec} refers to the automatic continuation of the deselect time after V_{CC} reaches V_{PFD} . This allows for a voltage setting time before WRITEs may again be performed to the device after a power-down condition. The t_{rec} Bit will allow the user to set the length of this deselect time as defined by Table 7., page 22.

Initial Power-on Defaults

Upon initial application of power to the device, the following register bits are set to a '0' state: Watchdog Register, TR, FT, AFE, ABE, and SQWE. The following bits are set to a '1' state: ST, OUT, and HT (see Table 8., page 22).

Table 7. trec Definitions

t _{REC} Bit (TR)	STOP Bit (ST)	t _{rec}	Гime	Units
tREC Dit (TK)	3107 Bit (31)	Min	Max	Units
0	0	96	98	ms
0	1	40	200 ⁽¹⁾	ms
1	X	50	2000	μs

Note: 1. Default Setting

Table 8. Default Values

Condition	TR	ST	нт	Out	FT	AFE	ABE	SQWE	WATCHDOG Register ⁽¹⁾
Initial Power-up (Battery Attach) ⁽²⁾	0	1	1	1	0	0	0	0	0
Subsequent Power-up (with battery back-up) ⁽³⁾	UC	UC	1	UC	0	0	0	0	0

Note: 1. WDS, BMB0-BMB4, RB0, RB1.

2. State of other control bits undefined.

3. UC = Unchanged

MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device these are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Plog ram and other relevant quality documents.

Table 9. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltages	-0.3 to $V_{CC} + 0.3$	V
V _{CC}	Supply Voltage	-0.3 to 4.6	V
lo	Output Current	20	mA
P _D	Power Dissipation	1	W

Note: 1. For SO package, standard (SnPb) lead finish: Reflow at peak temperature of 225°C (total thermal budget not to exceed 180°C for between 90 to 150 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C for greater than 30 seconds).

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 10. DC and AC Measurement Conditions

Parameter	M41ST84W
V _{CC} Supply Voltage	2.7 to 3.6V
Ambient Operating Temperature	−40 to 85°C
Load Capacitance (C _L)	50pF
Input Rise and Fall Times	≤ 50ns
Input Pulse Voltages	0.2 to 0.8V _{CC}
Input and Output Timing Ref. Voltages	0.3 to 0.7V _{CC}

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 18. AC Testing Input/Output Waveforms



Note: 50pF for M41ST84W.

Table 11. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C _{IN}	Input Capacitance		7	pF
C _{IO} (3)	Input / Output Capacitance		10	pF
t _{LP}	Low-pass filter input time constant (SDA and SCL)		50	ns

Note: 1. Effective capacitance measured with power supply at 3V. Sampled only, not 100% tested.

- 2. At 25°C, f = 1MHz.
- 3. Outputs deselected.

47/

Table 12. DC Characteristics

Cum	Parameter	T . 0 (1)		Unit			
Sym	Parameter	Test Condition ⁽¹⁾	Min	Тур	Max	Ullit	
In a T	Battery Current OSC ON	$T_A = 25^{\circ}C, V_{CC} = 0V,$		400	500	nA	
I _{BAT}	Battery Current OSC OFF	$V_{BAT} = 3V$		50		nA	
I _{CC1}	Supply Current	f = 400kHz			0.75	mA	
I _{CC2}	Supply Current (Standby)	SCL, SDA = $V_{CC} - 0.3V$ or $V_{SS} + 0.3V$			0.50	mA	
I _{LI} ⁽²⁾	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$			±1	μA	
ILI(=)	Input Leakage Current (PFI)		-25	2	25	nA	
I _{LO} ⁽³⁾	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}			±1	μA	
V _{IH}	Input High Voltage		0.7V _{CC}		V _{CC} + 0.3	V	
VIL	Input Low Voltage		-0.3		0.3V _{CC}	V	
V _{BAT}	Battery Voltage		2.5	3.0	3.5 ⁽⁶⁾	V	
V _{OH}	Output High Voltage ⁽⁴⁾	I _{OH} = -1.0mA	2.4			V	
V	Output Low Voltage	I _{OL} = 3.0mA			0.4	V	
V _{OL}	Output Low Voltage (Open Drain) ⁽⁵⁾	I _{OL} = 10mA			0.4	V	
	Pull-up Supply Voltage (Open Drain)	RST, IRQ/FT/OUT			3.6	V	
V _{PFD}	Power Fail Deselect		2.55	2.60	2.70	V	
V _{PFI}	PFI Input Threshold	$V_{CC} = 3V(W)$	1.225	1.250	1.275	V	
V PFI	PFI Hysteresis /////	F = 1 Rising	Om	20	70	mV	
V _{SO}	Battery Back-up Switchove.			2.5		V	

- Note: 1. Valid for Ambient Operating Temperature: $T_A = -40$ to 85° C; $V_{CC} = 2.7$ to 3.6V (except where noted). 2. RSTIN internally pulled-up to V_{CC} through 100K Ω resistor. WDI internally pulled-down to V_{SS} through 100K Ω resistor.
 - 3. Outputs deselected.
 - 4. For PFO and SQW pins (CMOS).
 - 5. For IRQ/FT/OUT, RST pins (Open Drain): if pulled-up to supply other than V_{CC}, this supply must be equal to, or less than 3.0V when V_{CC} = 0V (during battery back-up mode).
 - 6. For rechargeable back-up, V_{BAT} (max) may be considered V_{CC}.

Table 13. Crystal Electrical Characteristics (Externally Supplied)

Symbol	Parameter ^(1,2)	Тур	Min	Max	Unit
f ₀	f ₀ Resonant Frequency				kHz
R _S	Series Resistance			50	kΩ
CL	Load Capacitance				pF

Note: 1. Load capacitors are integrated within the M41ST84W. Circuit board layout considerations for the 32.768kHz crystal of minimum trace lengths and isolation from RF generating signals should be taken into account.

2. STMicroelectronics recommends the KDS DT-38: 1TA/1TC252E127, Tuning Fork Type (thru-hole) or the DMX-26S:

47/ 24/29

¹TJS125FH2A212, (SMD) quartz crystal for industrial temperature operations. KDS can be contacted at kouhou@kdsj.co.jp or http://www.kdsj.co.jp for further information on this crystal type.




Figure 19. Power Down/Up Mode AC Waveforms

Table 14. Power Down/Up AC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
t _F ⁽²⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300	/	+	μs
t _{FB} ⁽³⁾	VPFD(Till) (Vst. Vcc Fam fine	10	175		μs
t _{PFD}	PFI to PFO Propagation Delay		15	25	μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time	10			μs
t _{RB}	Vss to V _{PFD} (min) V _{CC} Rise Time	1			μs
t _{rec(4)}	Power up Deselect Time	40		200	ms

Note: 1. Valid for Ambient Operating Temperature: T_A = -40 to 85°C; V_{CC} = 2.7 to 3.6V (except where noted).


2. V_{PFD}(max) to V_{PFD}(min) fall time of less than t_F may result in deselection/write protection not occurring until 200µs after V_{CC} passes V_{PFD}(min).

^{3.} V_{PFD}(min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

^{4.} Programmable (see Table 7., page 22)

PACKAGE MECHANICAL INFORMATION

Figure 20. SO16 - 16-lead Plastic Small Outline, Package Outline



Note: Drawing is not to scale.

Table 15. SO16 16 Pastic Snall Our line Pickage Nechanica Data

Symbol	/ 	mm	10.	 U U I 	inches	
	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.75			0.069
A1		0.10	0.25		0.004	0.010
A2			1.60			0.063
В		0.35	0.46		0.014	0.018
С		0.19	0.25		0.007	0.010
D		9.80	10.00		0.386	0.394
E		3.80	4.00		0.150	0.158
е	1.27	-	-	0.050	-	_
Н		5.80	6.20		0.228	0.244
L		0.40	1.27		0.016	0.050
а		0°	8°		0°	8°
N		16			16	
СР			0.10			0.004

PART NUMBERING

Table 16. Ordering Information Scheme M41ST 84W MQ Ε Example: 6 **Device Type** M41ST **Supply Voltage and Write Protect Voltage** $84W = V_{CC} = 2.7$ to $3.6V;\, 2.55V \leq V_{PFD} \leq 2.70V$ **Package** MQ = SO16**Temperature Range** $6 = -40 \text{ to } 85^{\circ}\text{C}$ **Shipping Method** For SO16: blank = Tubes (Not for New Design - Use E) E = ECOPACK Package, Tubes F = ECOPACK Package, Tape & Reel TR = Tape & Reel (Not for New Vesign Use E) T C COM / ST

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

REVISION HISTORY

Table 17. Document Revision History

Date	Version	Revision Details
August 2000	1.0	First Issue
24-Aug-00	1.2	Block Diagram added (Figure 4)
08-Sep-00	1.3	SO16 package measures change
18-Dec-00	2.0	Reformatted, TOC added, and PFI Input Leakage Current added (Table 12)
18-Jun-01	2.1	Addition of t _{rec} information, table changed, one added (Tables 3, 7); changes to PFI/PFO graphic (see Figure 4); change to DC and AC Characteristics, Order Information (Tables 12, 2, 16); note added to "Setting Alarm Clock Registers" section; added temp./voltage info. to tables (Table 11, 12, 13, 2, 14); addition of Default Values (Table 8); textual improvements
25-Jun-01	2.2	Special note added in CLOCK OPERATION, page 13
26-Jul-01	3.0	Change in Product Maturity
07-Aug-01	3.1	Improve text for "Setting the Alarm Clock" section
20-Aug-01	3.2	Change V _{PFD} values in document
06-Sep-01	3.3	DC Characteristics V _{BAT} changed; PFI Hysteresis (PFI Rising) spec. added; and Crystal Electrical Characteristics Series Resistance spec. changed (Tables 12, 13)
03-Dec-01	3.4	Change READ/WRITE Mode Sequence drawings (Figure 10, 12); change in V _{PFD} lower limit for 5V (M41ST84Y) part only (Table 12, 16)
14-Jan-02	3.5	Change Series Resistance (Table 13)
01-May-02	36/	Change tree Defin tion (Table 1); rhodify reflorating any temperature for note (Table 9)
03-Jul-02	y.y v	Modiry DC and Crystal Electrical Characteristics footnotes, Default Values (Tables 12, 13, 8)
01-Aug-02	3.8	Add marketing status (Figure 2; Table 16)
16-Jun-03	4.0	New Si changes (Table 14, 6, 7, 8)
15-Jun-04	5.0	Reformatted; added Lead-free information; update characteristics (Figure 13; Table 9, 12, 16)
18-Oct-04	6.0	Add Marketing Status (Figure 2; Table 16)
10-Jan-06	7.0	Updated template, Lead-free text, characteristics (Figure 2, 3, 6, 7; Table 1, 2, 6, 8, 9, 10, 11, 12, 13, 14, 16)

www.BDTIC.com/ST

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

47/