M74HC390

Dual decade counter

Features

- HIgh Speed:
  f_{MAX} = 79MHz (Typ.) at V_{CC} = 6V
- Low power dissipation:
  I_{CC} = 4µA (Max.) at T_A = 25°C
- High noise immunity:
  $V_{NIH} = V_{NIL}$ = 28 % V_{CC} (Min.)
- Balanced propagation delays:
  $t_{PLH} \cong t_{PHL}$
- Wide operating voltage range:
  V_{CC} (Opr) = 2V to 6V
- Pin and function compatible with 74 series 390



DIP-16



SO-16

Description

The M74HC390 is an high speed CMOS dual decade counter fabricated with silicon gate C2MOS technology.

This dual decade counter contains two independent ripple carry counters. Each counter is composed of a divide by two and divide by five counter. The divide by two and divide by five counters can be cascaded to form dual decade, dual biquinary, or various combination up to a single divide by 100 counter.

Each 4-bit counter is increased on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set low all four bits of each counter are set to low. This enables count truncation and allows the implementation of divide by N counter configuration.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

Order codes

Part number	Package	Packaging
M74HC390B1R	DIP-14	Tube
M74HC390RM13TR	SO-14	Tape and reel

Contents

1 Pin settings

1.1 Pin connection

Figure 1. Pin connection (top through view)



1.2 Pin description

Table 1. Pin description

Pin N°	Symbol	Name and function
1, 15	$\overline{1 \text{ CLOCK A}}$ / $\overline{2 \text{ CLOCK B}}$	Clock input divide by 2 section (HIGH to LOW Edge-Triggered)
2, 14	1 CLEAR 2 CLEAR	Asynchronous master reset inputs
3, 5, 6, 7	1QA to 1QD	Flip flop outputs
4, 12	$\overline{1 \text{ CLOCK A}}$ / $\overline{2 \text{ CLOCK B}}$	Clock input divide by 5 section (HIGH to LOW Edge-Triggered)
13, 11, 10, 9	2QA to 2QD	Flip flop outputs
8	GND	Ground (0V)
16	Vcc	Positive supply voltage

2 Device summary

Figure 2. IInput and output equivalent circuit



Figure 3. Logic diagram



3 Truth table

Table 2. Truth table

COUNT	Outputs							
	BCD COUNT (1)				BI-QUINARY (2)			
	QD	QC	QB	QA	QA	QD	QC	QB
0	L	L	L	L	L	L	L	L
1	L	L	L	H	L	L	L	H
2	L	L	H	L	L	L	H	L
3	L	L	H	H	L	L	H	H
4	L	H	L	L	L	H	L	L
5	L	H	L	H	H	H	L	L
6	L	H	H	L	H	L	L	H
7	L	H	H	H	H	L	H	L
8	H	L	L	L	H	L	H	H
9	H	L	L	H	H	H	L	L

1. Output QA is connected to input $\overline{\text{CLOCK B}}$ for BCD count.
2. Output QD is connected to input $\overline{\text{CLOCK A}}$ for bi-quinary count.

Table 3. Truth table

Inputs			Outputs			
CLOCK A	CLOCK B	CLEAR	QA	QB	QC	QD
X	X	H	L	L	L	L
⌝⌞	X	L	BINARY COUNT UP			
X	⌝⌞	L	QUINARY COUNT UP			

4 Block and logic diagrams

Figure 4. Block diagram



Figure 5. Logic diagram



Note: This logic diagram has not be used to estimate propagation delays

5 Timing chart

Figure 6. Timing chart



6 Maximum rating

Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	-0.5 to +7	V
V_I	DC input voltage	-0.5 to V_{CC} + 0.5	V
V_O	DC output voltage	-0.5 to V_{CC} + 0.5	V
I_{IK}	DC input diode current	±20	mA
I_{OK}	DC output diode current	±20	mA
I_O	DC output current	±25	mA
I_{CC} or I_{GND}	DC V_{CC} or ground current	±50	mA
P_D	Power dissipation	500(1)	mW
T_{stg}	Storage temperature	-65 to +150	°C
T_L	Lead temperature (10 sec)	300	°C

1. 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

6.1 Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter		Value	Unit
V_{CC}	Supply voltage		2 to 6	V
V_I	Input voltage		0 to V_{CC}	V
V_O	Output voltage		0 to V_{CC}	V
T_{op}	Operating temperature		-55 to 125	°C
t_r, t_f	Input rise and fall time	V_{CC} = 2.0V	0 to 1000	ns
		V_{CC} = 4.5V	0 to 500	ns
		V_{CC} = 6.0V	0 to 400	ns

7 Electrical characteristics

Table 6. DC specifications

Symbol	Parameter	Test condition		Value							Unit
		V_{CC} (V)		T_A = 25°C			-40 to 85°C		-55 to 125°C		
				Min	Typ	Max	Min	Max	Min	Max	
V_{IH}	High level input voltage	2.0		1.5			1.5		1.5		V
		4.5		3.15			3.15		3.15		
		6.0		4.2			4.2		4.2		
V_{IL}	Low level input voltage	2.0				0.5		0.5		0.5	V
		4.5				1.35		1.35		1.35	
		6.0				1.8		1.8		1.8	
V_{OH}	High level output voltage	2.0	I_O=-20µA	1.9	2.0		1.9		1.9		V
		4.5	I_O=-20µA	4.4	4.5		4.4		4.4		
		6.0	I_O=-20µA	5.9	6.0		5.9		5.9		
		4.5	I_O=-4.0 mA	4.18	4.31		4.13		4.10		
		6.0	I_O=-5.2 mA	5.68	5.8		5.63		5.60		
V_{OL}	Low level output voltage	2.0	I_O=20µA		0.0	0.1		0.1		0.1	V
		4.5	I_O=20µA		0.0	0.1		0.1		0.1	
		6.0	I_O=20µA		0.0	0.1		0.1		0.1	
		4.5	I_O=4.0 mA		0.17	0.26		0.33		0.40	
		6.0	I_O=5.2 mA		0.18	0.26		0.33		0.40	
I_I	Input leakage current	6.0	V_I = V_{CC} or GND			±0.1		±1		±1	µA
I_{OZ}	Output leakage current	6.0	V_I = V_{IH} or V_{IL} V_O = V_{CC} or GND			±0.5		±5		±10	µA
I_{CC}	Quiescent supply current	6.0	V_I = V_{CC} or GND			1		10		20	µA

Table 7. AC electrical characteristics (C_L = 50 pF, Input $t_r = t_f$ = 6ns)

Symbol	Parameter	Test condition		Value							Unit
		V_{CC} (V)		T_A = 25°C			-40 to 85°C		-55 to 125°C		
				Min	Typ	Max	Min	Max	Min	Max	
t_{TLH} t_{THL}	Output transition time	2.0			30	75		95		110	ns
		4.5			8	15		19		22	
		6.0			7	13		16		19	
t_{PLH} t_{PHL}	Propagation delay time ($\overline{CLOCK\ A}$ - QA)	2.0			42	120		150		180	ns
		4.5			14	24		30		36	
		6.0			12	20		26		31	
t_{PLH} t_{PHL}	Propagation delay time ($\overline{CLOCK\ A}$- $\overline{QB,QD}$)	2.0			45	120		150		180	ns
		4.5			15	24		30		36	
		6.0			13	20		26		31	
t_{PLH} t_{PHL}	Propagation delay time ($\overline{CLOCK\ A}$ - QC)	2.0	QA Connected to $\overline{CKB}$		108	280		350		420	ns
		4.5			36	56		70		84	
		6.0			31	48		60		71	
t_{PLH} t_{PHL}	Propagation delay time ($\overline{CLOCK\ B}$ - QC)	2.0			72	185		230		280	ns
		4.5			24	37		46		56	
		6.0			20	31		39		48	
t_{PHL}	Propagation delay time (CLEAR - Qn)	2.0			45	125		155		190	ns
		4.5			15	25		31		38	
		6.0			13	21		26		32	
f_{MAX}	Maximum clock frequency ($\overline{CLOCK\ A}$ - QA)	2.0		8.4	17		6.8		5.6		MHz
		4.5		42	65		34		28		
		6.0		50	79		40		33		
f_{MAX}	Maximum clock frequency ($\overline{CLOCK\ B}$ - QB)	2.0		8.4	17		6.8		5.6		MHz
		4.5		42	67		34		28		
		6.0		50	79		40		33		
$t_{W(H)}$ $t_{W(L)}$	Minimum pulse width ($\overline{CLOCK}$)	2.0			24	75		95		110	ns
		4.5			6	15		19		22	
		6.0			5	13		16		19	
$t_{W(H)}$	Minimum pulse width (CLEAR)	2.0			24	75		95		110	ns
		4.5			6	15		19		22	
		6.0			5	13		16		19	
t_{REM}	Minimum removal time	2.0				25		30		35	ns
		4.5				5		6		7	
		6.0				5		5		6	

Table 8. Capacitive characteristics

Symbol	Parameter	Test condition		Value							Unit
		V_{CC} (V)		T_A = 25°C			-40 to 85°C		-55 to 125°C		
				Min	Typ	Max	Min	Max	Min	Max	
C_{IN}	Input capacitance				5	10		10		10	pF
C_{PD}	Power dissipation capacitance (1)				84						pF

1. C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}$

8 Test circuit

Figure 7. Test circuit



Note: *C_L = 50pF or equivalent (includes jig and probe capacitance)*
$R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

9 Waveforms

Figure 8. Clock waveform (f = 1MHz; 50% duty cycle)



10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Plastic DIP-16 (0.25) MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



P001C

SO-16 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.25	0.004		0.010
a2			1.64			0.063
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1	45° (typ.)					
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S	8° (max.)					



11 Revision history

Table 9. Revision history

Date	Revision	Changes
07-Aug-2001	1	First Release
21-Jul-2006	2	New template, deleted TSSOP16 package information