


SPC560B4x, **SPC560B5x SPC560C4x**, **SPC560C5x**

32-bit MCU family built on the Power Architecture™ for automotive body electronics applications

Data Brief

Features

- High-performance 64 MHz e200z0h CPU
 - 32-bit Power Architecture™ book E CPU
 - Up to 60 MIPs operation
 - Variable length encoding (VLE)
- Memory
 - Up to 512 Kbytes code Flash, with ECC
 - Up to 48 Kbytes RAM, with ECC
 - 8-entry memory protection unit (MPU)
- Interrupts
 - 16 priority levels
 - Non-maskable interrupt (NMI)
 - Up to 34 external interrupts containing 18 wakeup lines
- GPIOs (79 on LQFP100; 123 on LQFP144)
- Timer units
 - 6-channel 32-bit periodic interrupt timers
 - 4-channel 32-bit system timer module
 - Software watchdog timer
 - Real-time clock timer
- 16-bit counter time-triggered I/Os
 - Up to 56 channels with PWM/MC/IC/OC
 - All channels can trigger diagnostic
- Communications interface
 - Up to 6 FlexCAN interfaces (2.0B active) with 64-message objects each
 - Up to 4 LINFlex/UART
 - 3 DSPI / I²C
- On-chip CAN/UART bootstrap loader
- Single 5 V or 3.3 V supply



- 10-bit A/D converter with up to 36 channels
 - Extendable to 64 channels
 - Individual conversion registers
 - Cross triggering unit
- Dedicated diagnostic module for lighting
 - Advanced PWM generation
 - Time-triggered diagnostic
 - PWM-synchronized ADC measurements
- Clock generation
 - 4 to 16 MHz main oscillator
 - 32 kHz auxiliary oscillator
 - 16 MHz internal RC oscillator
 - 128 kHz intern. RC oscillator for low power
 - Software-controlled FMPLL
 - Clock monitoring unit
- Exhaustive debugging capability
 - Nexus2+ interface on certain packages
 - Nexus1 on all devices
- Low power capabilities
 - Several low power mode configurations
 - Ultra-low power standby with RTC and communication
 - Fast wakeup schemes
- Operating temp. range up to -40 to 125 °C

Table 1. Device summary

Package	Part number											
rackage	256 Kbyte	code Flash	384 Kbyte	code Flash	512 Kbyte code Flash							
LQFP144	SPC560B40L5	-	SPC560B44L5	-	SPC560B50L5	-						
LQFP100	SPC560B40L3	SPC560C40L3	SPC560B44L3	SPC560C44L3	SPC560B50L3	SPC560C50L3						
LBGA208 ⁽¹⁾	-	-	-	-	SPC560B50B2	-						

^{1.} LBGA208 available only as development package for Nexus2+

September 2008 Rev 2 1/31

Contents

1	Intro	duction		4
2	Bloc	k diagra	am	5
3	SPC	560x far	mily overview	6
	3.1	Introdu	ction	6
	3.2	Device	summary	7
	3.3	Detaile	d feature list	9
	3.4	Descrip	otion of features	11
		3.4.1	Low power operation	11
		3.4.2	e200z0 core processor	
		3.4.3	Crossbar switch	14
		3.4.4	Interrupt controller (INTC)	14
		3.4.5	FMPLL	15
		3.4.6	System integration unit lite (SIUL)	16
		3.4.7	Flash	17
		3.4.8	SRAM	18
		3.4.9	Memory protection unit (MPU)	18
		3.4.10	Boot assist module (BAM)	18
		3.4.11	eMIOS	19
		3.4.12	DSPI	19
		3.4.13	FlexCAN	19
		3.4.14	System clocks and clock generation	20
		3.4.15	System timers	20
		3.4.16	System software watchdog	21
		3.4.17	Inter-integrated circuit (I2C) module	21
		3.4.18	On-chip voltage regulator (VREG)	22
		3.4.19	Analog to digital converter module (ADC)	22
		3.4.20	Nexus port controller	23
		3.4.21	JTAG	24
4	Арр	lication	examples	25
	4.1	Body c	ontroller application example	25
	4.2	•	ontroller application example	

SPC560Bx,	SPC560Cx	Contents
5	Developer support	27
6	Orderable parts	28
7	Revision history	29

1 Introduction

The 32-bit SPC560x automotive microcontrollers are a family of system-on-chip (SoC) devices designed to be central to the development of the next wave of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

This document describes the features of the SPC560x family and highlights important electrical and physical characteristics of the devices.


The SPC560x microcontrollers operate at speeds up to 64 MHz and offer high performance processing with low power consumption. They are compatible with the existing development infrastructure of current Power ArchitectureTM devices and are supported with software drivers, operating systems and configuration code to assist with application development. Refer to *Chapter 5: Developer support* for more information.

SPC560Bx, SPC560Cx Block diagram

2 Block diagram

Figure 1 shows a top-level block diagram of the SPC560x.

Figure 1. SPC560B50 block diagram



3 SPC560x family overview

3.1 Introduction

The following sections provide high-level descriptions of the features found on the SPC560x family of devices.



3.2 Device summary

Table 2. SPC560x device comparison⁽¹⁾

Feature	SPC560B40 SPC560C40		SPC560C40	SPC5	60B44	SPC560C44		SPC560B50	PC560B50			
CPU	e200z0h											
Execution speed ⁽²⁾		Static - 64 MHz										
Code Flash	256	KB	256 KB	384	· KB	384 KB		512 KB		512 KB		
Data Flash					64 KB (4	× 16 KB)				•		
RAM	24	KB	32 KB	28	KB	40 KB	32 KB		48 KB	48 KB		
MPU			1	1	8-e	ntry			•			
ADC	28 ch, 10-bit	36 ch, 10-bit	28 ch, 10-bit	28 ch, 10-bit	36 ch, 10-bit	28 ch, 10-bit	28 ch, 10-bit	36 ch, 10-bit	36 ch, 10-bit	28 ch, 10-bit		
СТИ			1	1	Y	es			•			
Total timer I/O ⁽³⁾ eMIOS200	28 ch, 16-bit	56 ch, 16-bit	28 ch, 16-bit	28 ch, 16-bit	56ch, 16-bit	28 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	56 ch, 16-bit	28 ch, 16-bit		
- PWM + MC + IC/OC ⁽⁴⁾	5 ch	10 ch	5 ch	5 ch	10 ch	5 ch	5 ch	10 ch	10 ch	5 ch		
- PWM + IC/OC ⁽⁴⁾	20 ch	40 ch	20 ch	20 ch	40 ch	20 ch	20 ch	40 ch	40 ch	20 ch		
- IC/OC ⁽⁴⁾	3 ch 6 ch		3 ch	3 ch	6 ch	3 ch	3 ch	6 ch	6 ch	3 ch		
SCI (LINFlex)	3	3	4	4		4	4		•	4		
SPI (DSPI)					;	3				•		
CAN (FlexCAN)	2	2	6	(3	6	3	3	6	6		
I ² C	1							•				
32 kHz oscillator	Yes											
GPIO ⁽⁵⁾	79	123	79	79	123	79	79	123	123	79		
Debug			•	JT	AG	•	•		Nexus2+	JTAG		
Package	LQFP100	LQFP144	LQFP100	LQFP100	LQFP144	LQFP100	LQFP100	LQFP144	LBGA208	LQFP100		

^{1.} Feature set dependent on selected peripheral multiplexing—table shows example implementation

^{2.} Based on 105°C ambient operating temperature

5. Estimated I/O count for proposed packages based on multiplexing with peripherals

3.3 Detailed feature list

- Operating parameters
 - Fully static operation, up to 64 MHz
 - Up to -40°C 125°C ambient temperature operating range
- Power management features
 - 4 user-configurable RUN modes in which entire device is powered but different clocks and power configurations can be supported with respect to each other; quick and easy switching of run modes
 - HALT mode in which core clocks are stopped but user selected peripheral tasks can continue to run
 - STOP mode in which all clocks are stopped
 - STANDBY mode in which clocks to the entire device are halted and power to the majority of modules is off
 - Software-controlled clock gating of peripherals
 - Fast wakeup using on-chip 16 MHz internal RC oscillator allows rapid execution from RAM on exit from low power modes.
- High performance, low cost e200z0h core processor
 - Single issue, 32-bit CPU core complex (e200z0h)
 - Compliant with the Power Architecture[™] embedded category
 - Includes an instruction set enhancement allowing variable length encoding (VLE) for code size footprint reduction. Optional encoding of mixed 16-bit and 32-bit instructions makes it possible to achieve significant code size footprint reduction.
- 1.2 V internal logic for low power consumption
- Single power supply with 5.0 V \pm 10% or 3.3 V \pm 10% with internal regulator to provide 1.2 V for the core
- Designed with EMI reduction techniques
 - Internal phase-locked loop
 - Frequency modulation of system clock frequency
 - On-chip regulator
 - Controlled I/O slew rate
- Advanced microcontroller bus architecture (AMBA) crossbar switch (XBAR) providing concurrent access to peripherals, Flash and SRAM
 - 2 master ports: CPU instruction bus; CPU data bus
 - 3 slave ports: Flash and SRAM via MPU; peripheral bridges (2)
- 32-bit internal address bus. 64-bit internal data bus
- ECC (Error Correction Code) Flash memory with Flash controller
 - Up to 512 KB code Flash—single module with prefetch buffer and 128-bit data access port
 - 64 KB data Flash—single module with prefetch buffer and 128-bit data access port
- Up to 48 KB ECC RAM with RAM controller
- Boot assist module (BAM) with 8 KB dedicated ROM for embedded boot code
 - Supports internal Flash programming via a serial link (CAN or SCI)

System timers:

4 Software Timer Module (STM) timers

32-bit up counter with 8-bit prescaler

Clocked from system clock

4-channel timer compare hardware

Each channel capable of generating unique interrupt request

Designed to address AUTOSAR task monitor function

6 Peripheral Interrupt Timer (PIT) timers (including ADC trigger)

32-bit counter resolution

System watchdog timer

32-bit timer

Clocked by 128 kHz internal RC oscillator

Can generate either system reset or non-maskable interrupt followed by system reset

Enabled out of reset

 Real Time Counter (RTC) with clock source from internal 128 kHz or 16 MHz oscillator supporting autonomous wakeup with 1 ms resolution with max timeout of 2 seconds

Optional support for Real Time Counter (RTC) with clock source from external 32 kHz crystal oscillator, supporting wakeup with 1-sec. resolution and max timeout of 1 hour

- Safety and integrity features
 - Clock Monitor Unit (CMU) for safe oscillator/PLL control using internal RC oscillator reference
 - Watchdog with time window for reload
 - Memory Protection Unit (MPU): eight regions with 32-bit granularity
 - Register protected accesses to critical peripherals
- Interrupt controller (INTC) with 148 interrupt vectors, including 16 external interrupt sources and 18 external interrupt/wakeup sources
- 10-bit analog-to-digital converter (ADC) with a minimum conversion time of 1 µs
 - 16 high precision channels
 - Up to 20 extended channels, 4 being expandable to up to 32 external channels
- Enhanced Modular Input Output System (eMIOS) with up to 56-channels, providing ability to generate or measure time events
 - 16-bit counter width
 - Configurable—can implement:

Up to 56 IC/OC channels

Up to 48 pulse width modulation (PWM) channels

Up to 8 modulus counters

- Up to 4 Local Interconnect Network (LIN) controller modules capable of autonomous message handling (master), autonomous header handling (slave mode), and UART support. Compliant with LIN protocol rev. 2.1
- 3 DSPI (Deserial Serial Peripheral Interface) modules for full-duplex, synchronous, communications with external devices

- Inter-integrated circuit (I²C) module with master/slave bus interface
- Up to 6 Controller Area Network (FlexCAN) modules compliant with the CAN protocol version 2.0 B; bit rate can be programmed up to 1 Mbit/s
- Frequency modulated phase-locked loop (FMPLL)
- Configurable general purpose pins supporting input and output operations: 79 in LQFP100 and 123 in LQFP144
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 Class Two Plus
- Device/board boundary scan testing supported with per Joint Test Action Group (JTAG) of IEEE (IEEE 1149.1)
- SPC560x family members are offered in the following package types:
 - 100-pin LQFP, 0.5mm pitch, 14 mm x 14 mm outline
 - 144-pin LQFP, 0.5mm pitch, 20 mm x 20 mm outline

3.4 Description of features

3.4.1 Low power operation

SPC560x devices have two dynamic power modes—RUN and HALT—and two static low-power modes—STANDBY and STOP.

Both low power modes use clock gating to halt the clock for all or part of the device. The STOP mode also uses power gating to automatically turn off the power supply to parts of the device to minimize leakage.

RUN modes are the main operating mode where the entire device can be powered and clocked. Four dynamic RUN modes are supported—RUN0 - RUN3. The ability to configure and select different RUN modes enables different clocks and power configurations to be supported with respect to each other and to allow switching between different operating conditions. The necessary peripherals, clock sources, clock speed and systems clock prescalers can be independently configured for each of the four RUN modes of the device.

HALT mode is a reduced activity, low power mode intended for moderate periods of lower processing activity. In this mode the core system clocks are stopped but user-selected peripheral tasks can continue to run. It can be configured to provide more efficient power management features (switch-off PLL, Flash memory, main regulator, etc.) at the cost of longer wake up latency. The system returns to RUN mode as soon as an event or interrupt is pending.

STOP mode maintains power to the entire device allowing the retention of all on-chip registers and memory, and providing a faster recovery low power mode than the lowest STANDBY mode. There is no need to reconfigure the device before executing code. The clocks to the core and peripherals are halted and can be optionally stopped to the oscillator or PLL at the expense of a slower start-up time.

STOP is entered from RUN mode only. Wakeup from STOP mode is triggered by an external event or by the internal periodic wakeup, if enabled.

STANDBY mode halts the clock to the entire device and turns off the power to the majority of the chip to offer the lowest power consumption mode.

The device can be awakened from STANDBY mode via from any of up to 18 I/O pins, a reset or from a periodic wakeup using a low power oscillator. If required, it is possible to enable the internal 16 MHz or 128 kHz RC oscillator or external 32 kHz oscillator.

In STANDBY mode the contents of cores, on-chip peripheral registers and potentially some of the volatile memory are not held.

- STANBDY2 mode retains 32 KB of the RAM
- STANDBY1 mode retains 8 KB of the RAM

Table 3. Operating mode summary $^{(1)(2)}$

S			soc	featu	ires	CI	ock s	ourc	es	۵	۵				Wakeı	up tim	ne ⁽³⁾		
Operating modes		Core	Peripherals	Flash	RAM	PLL	16MHz IRC	x osc	128 kHz IRC	Periodic wakeup	Wakeup input	VREG mode	VREG start-up	IRC wakeup	Flash recovery	OSC stabilization	PLL lock	S/W reconfig	Mode switch over
RUN	1	On	OP	OP	On	OP	On	OP	On	-	-	FP	-	-	-	-	-	-	-
HAL	Т	CG	ОР	OP	On	ОР	On	OP	On	OP	ОР	FP	-	-	-	-	-	-	TBD
STC	Р	CG	OP	APD	On	CG	OP	OP	On	OP	OP	LP	25 µs	8 µs	>125 µs	8 ms	200 µs	-	33 µs
ВУ	1	Off	Off	Off	32 KB ⁽⁴⁾	Off	OP	Off	OP	OP	OP	LP	25 µs	8 µs	>125 µs	8 ms	200 µs	Var	33 µs
STANDBY	2	Off	Off	Off	8 KB ⁽⁵⁾	Off	OP	Off	OP	OP	OP	LP	25 µs	8 µs	>125 µs	8 ms	200 μs	Var	33 µs
POF	1	-	-	-	-	-	-	-	-	-	-		250 µs	8 µs	>125 µs	8 ms	200 µs	-	BAM

- 1. The values in this table are preliminary and subject to change without notice.
- 2. Table key:
 - APD Analog power-down
 - BAM- Boot Assist Module Software and Hardware used for device start-up and configuration
 - CG- Clock Gated, Powered but clock stopped
 - FP- VREG Full Performance mode
 - LP- VREG Low Power mode, reduced output capability of VREG but lower power consumption
 - Off- Powered off and clock gated
 - On- Powered and clocked
 - OP- Optionally configurable to be enabled or disabled (clock gated)
 - Var- Variable duration, based on the required reconfiguration and execution clock speed
- A high level summary of some key durations that need to be considered when recovering from low power modes. This does
 not account for all durations at wake up. Other delays will be necessary to consider including, but not limited to the external
 supply start-up time.
 IRC Wakeup time must not be added to the overall wakeup time as it starts in parallel with the VREG.
 - IRC Wakeup time must not be added to the overall wakeup time as it starts in parallel with the VREG. All other wakeup times must be added to determine the total start-up time, e.g. out of STANDBY if Flash is needed the total wakeup time will be $>125 \mu s$.
- 4. 32 KB of the RAM content is retained, but not accessible in STANDBY mode.
- 5. 8 KB of the RAM content is retained, but not accessible in STANDBY mode.



3.4.2 e200z0 core processor

The e200z0 processor is similar to other processors in the e200zx series but supports only the VLE instruction set and does not include the signal processing extension for DSP applications or a floating point unit.

The e200z0 processor utilizes a four stage in-order pipeline for instruction execution. The Instruction Fetch (stage 1), Instruction Decode/Register file Read/Effective Address Calculation (stage 2), Execute/Memory Access (stage 3), and Register Writeback (stage 4) stages operate in an overlapped fashion, allowing single clock instruction execution for most instructions.

The integer execution unit consists of a 32-bit Arithmetic Unit (AU), a Logic Unit (LU), a 32-bit Barrel shifter (Shifter), a Mask-Insertion Unit (MIU), a Condition Register manipulation Unit (CRU), a Count-Leading-Zeros unit (CLZ), an 8 x 32 Hardware Multiplier array, result feed-forward hardware, and a hardware divider.

Most arithmetic and logical operations are executed in a single cycle with the exception of the divide and multiply instructions. A Count-Leading-Zeros unit operates in a single clock cycle. The Instruction Unit contains a PC incrementer and a dedicated Branch Address adder to minimize delays during change of flow operations. Sequential prefetching is performed to ensure a supply of instructions into the execution pipeline. Branch target prefetching is performed to accelerate taken branches. Prefetched instructions are placed into an instruction buffer capable of holding two instructions.

Conditional branches not taken execute in a single clock. All other taken branches have an execution time of two clocks.

Memory load and store operations are provided for byte, halfword, and word (32-bit) data with automatic zero or sign extension of byte and halfword load data as well as optional byte reversal of data. These instructions can be pipelined to allow effective single cycle throughput. Load and store multiple word instructions allow low overhead context save and restore operations. The load/store unit contains a dedicated effective address adder to allow effective address generation to be optimized. Also, a load-to-use dependency does not incur any pipeline bubbles for most cases.

The Condition Register unit supports the condition register (CR) and condition register operations defined by the Power Architecture. The condition register consists of eight 4-bit fields that reflect the results of certain operations, such as move, integer and floating-point compare, arithmetic, and logical instructions, and provide a mechanism for testing and branching.

Vectored and autovectored interrupts are supported. Vectored interrupt support is provided to allow multiple interrupt sources to have unique interrupt handlers invoked with no software overhead.

The CPU includes support for Variable Length Encoding (VLE) instruction enhancements. This allows the classic Power Architecture instruction set to be represented by a modified instruction set made up from a mixture of 16-bit and 32-bit instructions. This results in a significantly smaller code size footprint without affecting performance noticeably.

The CPU core has an additional 'Wait for Interrupt' instruction that is used in conjunction with low power STOP mode. When Low Power Stop mode is selected, this instruction is executed to allow the system clock to be stopped. An external interrupt source or the system wakeup timer is used to restart the system clock and allow the CPU to service the interrupt.



3.4.3 Crossbar switch

The XBAR multi-port crossbar switch supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.

The crossbar allows for three concurrent transactions to occur from the master ports to any slave port; but each master must access a different slave. If a slave port is simultaneously requested by more than one master port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting that slave port are stalled until the higher priority master completes its transactions. Requesting masters are treated with equal priority and are granted access to a slave port in round-robin fashion, based upon the ID of the last master to be granted access. The crossbar provides the following features:

- 2 master ports
 - e200z0 core instruction port
 - e200z0 core complex data port
- 3 slave ports
 - Flash memory (via the Memory Protection Unit)
 - SRAM memory (via the Memory Protection Unit)
 - Peripheral bridges 0 and 1
 Bridge 0: MCM, STM, SWT, INTC
 Bridge 1: BAM, SIUL, I²C, FlexCAN, LINFlex, DSPI, eMIOS, FMPLL, PIT, CTU, ADC, SSCM, RTC
- 32-bit internal address, 64-bit internal data paths

3.4.4 Interrupt controller (INTC)

The INTC (interrupt controller) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC allows interrupt request servicing from up to 148 interrupt vectors: 140 coming from peripherals and 8 from software. Of the 140 peripheral interrupt vectors, 2 are used for up to 16 external interrupt sources (organized into 2 groups) and 3 are used for up to 18 external interrupt/wakeup sources.

For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource can not preempt each other.

Multiple processors can assert interrupt requests to each other through software setable interrupt requests. These same software setable interrupt requests also can be used to break the work involved in servicing an interrupt request into a high priority portion and a low priority portion. The high priority portion is initiated by a peripheral interrupt request, but

then the ISR asserts a software setable interrupt request to finish the servicing in a lower priority ISR. Therefore these software setable interrupt requests can be used instead of the peripheral ISR scheduling a task through the RTOS.

The INTC provides the following features:

- 140 peripheral interrupt vectors (includes 16 external interrupt sources and 18 external interrupt/wakeup sources)
- 8 software setable interrupt vectors
- 9-bit vector addresses
- Unique vector for each interrupt request source
- Hardware connection to processor or read from register
- Each interrupt source can be programmed to one of 16 priorities
- Preemptive prioritized interrupt requests to processor
- ISR at a higher priority preempts executing ISRs or tasks at lower priorities
- Automatic pushing or popping of preempted priority to or from a LIFO
- Ability to modify the ISR or task priority to implement the priority ceiling protocol for accessing shared resources
- Low latency three clocks from receipt of interrupt request from peripheral to interrupt request to processor

3.4.5 FMPLL

The FMPLL enables the user to generate high speed system clocks from a 4 MHz to 16 MHz crystal oscillator or external clock generator. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable.

The PLL has the following major features:

- Input clock frequency from 4 MHz to 16 MHz
- Voltage controlled oscillator (VCO) range
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- 3 modes of operation—the default mode is PLL off in DRUN system mode
 - Bypass mode with PLL off
 - Bypass mode with PLL running (default mode out of reset)
 - PLL normal mode
- Each of the three modes may be run with a crystal oscillator or an external clock reference
- Programmable frequency modulation
 - Modulation enabled/disabled through software
 - Triangle wave modulation up to 100 kHz modulation frequency
 - Programmable modulation depth (0% to 2% modulation depth)
 - Programmable modulation frequency dependent on reference frequency
- Lock detect circuitry reports when the PLL has achieved frequency lock and continuously monitors lock status to report loss of lock conditions



Clock Monitor Unit

- detects the quality of the crystal clock and cause interrupt request or system reset if error is detected
- detects the quality of the PLL output clock. If an error is detected, causes a system reset or switches the system clock to the crystal clock and causes an interrupt request.
- Programmable interrupt request or system reset on loss of lock
- Free-running mode

3.4.6 System integration unit lite (SIUL)

The SIUL controls reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation. The reset configuration block contains the external pin boot configuration logic. The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU. The reset controller performs reset monitoring of internal and external reset sources, and drives the RSTOUT pin. The SIU is accessed by the e200z0 core through the peripheral bridge and crossbar switch.

The SIU provides the following features:

- System configuration
 - Critical register configuration protected against change with soft lock for temporary guard or hard lock to prevent modification until next reset.
 - MCU reset configuration via external pins
 - Pad configuration control for each pad
- System reset monitoring and generation
 - Power-on reset support
 - Reset status register provides last reset source to software
 - Glitch detection on reset input
 - Glitch filtering (no detection for glitch below 40 ns)
 - Software controlled reset assertion

External interrupt

- 16 external interrupt requests
- Rising or falling edge event detection
- Programmable digital filter for glitch rejection
- Critical Interrupt request (configurable on the wakeup unit module)
- Non-maskable interrupt request

GPIO

- Centralized general purpose input output (GPIO) control of up to 123 input/output pins (123 pins on the 144-pin package and 79 pins on the 100-pin package)
- Reading and writing to GPIO supported both as individual pins and 16-bit wide ports
- Peripheral pins can be alternatively configured as both general purpose input or output pins except ADC channels which support alternative configuration as general purpose inputs, with selected pins able to also support outputs.

- Direct readback of the pin value supported on all digital output pins through the SIU
- Configurable digital input filter that can be applied to up to 16 general purpose input pins for noise elimination on external interrupts
- Dedicated input and output registers for setting each GPIO and virtual GPIO pin
- All GPIO pins can be independently configured to support pull-up pull-down, or no pull (no pull-up or pull-down on ADC precision channels)
- Internal multiplexing
 - Up to 4 levels of internal pin multiplexing, allowing exceptional flexibility in the allocation of device functions for each package

3.4.7 Flash

The SPC560x provides up to 512 KB of programmable, non-volatile Flash memory for code and 64 KB for data. Each Flash module includes a Fetch Accelerator that optimizes the performance of the Flash array to match the CPU architecture and provides single cycle access to the Flash at 64 MHz. The Flash modules interface to the system bus via a dedicated Flash memory array controller and memory protection unit. For CPU loads and CPU instruction fetch, it supports a 64-bit data bus width at the system bus port, and a 128-bit read data interface to Flash memory. The module contains a four-entry, 128-bit prefetch buffer for the code Flash, a 128-bit one-entry prefetch buffer for the data Flash and a prefetch controller which prefetches sequential lines of data from the Flash array into the buffer. Prefetch buffer hits allow no-wait responses. Normal Flash array accesses are registered and are forwarded to the system bus on the following cycle, incurring three wait-states. Prefetch operations may be automatically controlled, and are restricted to instruction fetch.

The Flash memory provides the following features:

- 64-bit data bus for instruction fetch and CPU loads. Byte, halfword, word and doubleword reads are supported. Only aligned doubleword writes are supported.
- Fetch Accelerator
 - Architected to optimize the performance of the Flash with the CPU to provide single cycle access to the Flash up to 64 MHz system clock speed
 - Configurable read buffering and line prefetch support
 - 4 line read buffers (each128 bits wide) and a prefetch controller
- Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (0-31 additional cycles) allowing use for emulation of other memory types
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page size of 128 bits (4 words)
- ECC with single-bit correction, double-bit detection
- ECC single-bit error corrections can be made visible to software
- Minimum program size is two consecutive 32-bit words, aligned on a 0-modulo-8 byte address, due to ECC
- Embedded hardware program and erase algorithm



- Shadow information stored in non-volatile shadow block
- Independent program/erase of the shadow block

3.4.8 SRAM

The SPC560x SRAM module provides a memory block of up to 48 KB. The SRAM controller includes these features:

- Supports read/write accesses mapped to the SRAM memory from any master
- Byte, halfword and word addressable for optimal use of memory
- ECC performs single-bit correction, double-bit detection on 32-bit data element
- User transparent ECC encoding and decoding for byte, half word, and word accesses
- Typical SRAM access time: 0 wait-state for reads and 32-bit writes; 1 wait-state for 8and 16-bit writes if back to back with a read to same memory block
- Separate internal power domain applied to 8 KB or 32 KB of total RAM block in STANDBY modes to retain contents during low power mode

3.4.9 Memory protection unit (MPU)

The MPU provides eight region descriptors and 32-byte granularity. Features include:

- Support for overlapping regions
- Protection attributes can optionally include process ID
- Protection offered for three concurrent read ports
- Read and write attributes for all masters
- Execute and supervisor/user mode attributes for processor masters

3.4.10 Boot assist module (BAM)

The BAM is a block of read-only memory that is programmed once by STMicroelectronics and is identical for all SPC560x MCUs. The BAM program is executed every time the MCU is powered on or reset. During execution, BAM code searches for user-supplied boot code and, if none is found, executes the BAM boot code resident in device ROM. The BAM supports two different modes of booting:

- Booting from internal Flash memory
- Serial boot loading (A program is downloaded into RAM via LINFlex or FlexCAN and then executed)

The BAM also reads the reset configuration half word (RCHW) from internal Flash memory and configures the SPC560x hardware accordingly. The BAM provides the following features:

- Detection of user boot code
- Automatic switch to serial boot mode if internal Flash is blank or invalid
- Supports user programmable 64-bit password protection for serial boot mode
- Supports serial bootloading via FlexCAN bus with or without auto baud rate sensing
- Supports censorship protection for internal Flash memory
- Provides an option to enable the core watchdog timer

3.4.11 eMIOS

The two eMIOS modules provides the functionality to generate or measure events. Each module has 28 channels and a 16-bit counter width. The modules are software-configurable and can implement up to 56 IC/OC channels, up to 48 pulse width modulation (PWM) channels and up to 8 modulus counters.

3.4.12 DSPI

Three Deserial Serial Peripheral Interface (DSPI) blocks provide a synchronous serial bus for communication between the MCU and external peripheral devices. Each DSPI module operates as a basic SPI or as a queued SPI through the use of internal FIFOs. For queued operations the SPI queues reside in system RAM, external to the DSPI. Data transfers between the queues and the DSPI FIFOs are accomplished through host software.

3.4.13 FlexCAN

The SPC560x MCU contains up to six controller area network (FlexCAN) modules. The FlexCAN module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B.

The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth.

Each FlexCAN module in the SPC560x includes two embedded memories, one for storing Message Buffers (MB) and another for storing Rx Individual Mask Registers. Support for 64 Message Buffers is provided.

It is possible to operate the bxcan bit timing logic with either system clock or external main oscillator clock (XOSCHS).

The FlexCAN modules provide the following features:

- Full implementation of the CAN protocol specification, version 2.0B
 - Standard data and remote frames
 - Extended data and remote frames
 - 0 to 8 bytes data length
 - Programmable bit rate up to 1 Mbit/s
- 64 mailboxes, each configurable as transmit or receive
 - Mailboxes configurable while module remains syncronised to CAN bus
- Transmit features
 - Supports configuration of multiple mailboxes to form message queues of scalable depth
 - Arbitration scheme according to message ID or message buffer number
 - Internal arbitration to guarantee no inner or outer priority inversion
 - Transmit abort procedure and notification
- Receive features
 - Individual programmable filters for each mailbox
 - 8 mailboxes configurable as a 6-entry receive FIFO
 - 8 programmable acceptance filters for receive FIFO



- Programmable clock source
 - System clock
 - Direct oscillator clock to avoid PLL jitter
- Listen only mode capabilities

3.4.14 System clocks and clock generation

The following list summarizes the system clock and clock generation on the microcontroller:

- System clock can be derived from the following sources
 - External crystal oscillator
 - FMPLL
 - 16 MHz internal RC oscillator
- Programmable output clock divider of system clock (÷1, ÷2, ÷4)
- Separate programmable peripheral bus clock divider ratio (÷1, ÷2, ÷4) applied to system clock
- Frequency Modulated Phase-locked loop (FMPLL)
 - Input clock frequency from 4 MHz to 16 MHz
 - Selectable Clock source from external oscillator or internal 16-MHz RC oscillator
 - Lock detect circuitry continuously monitors lock status
 - Loss-of-clock detection for reference and feedback clocks
 - On-chip loop filter (for improved electromagnetic interference performance and reduces number of external components required)
- On-chip crystal oscillator supports 4 MHz to 16 MHz crystals
- Dedicated 16 MHz internal RC oscillator
 - Used as default clock source out of reset
 - Provides a clock for rapid start-up from low power modes
 - Provides a back-up clock in the event of PLL or External oscillator clock failure
 - Offers an independent clock source for the Watchdog timer
 - 5% accuracy over the operating temperature range
 - Trimming registers to support frequency adjustment with in-application calibration
- Dedicated internal 128 kHz internal RC oscillator for low power mode operation and self wakeup
 - 5% accuracy
 - Trimming registers to support improve accuracy with in-application calibration
 - 32 kHz low power external oscillator for low power real-time clock

3.4.15 System timers

The system timers include:

- System Timer Module (STM) timers
- Peripheral Interrupt Timer (PIT) timers (including ADC trigger)
- 1 Real-time Counter (RTC) timer

The System Timer Module (STM) is a 32-bit timer designed to support commonly required system and application software timing functions. The STM includes a 32-bit up counter and

four 32-bit compare channels with a separate interrupt source for each channel. The counter is driven by the system clock divided by an 8-bit prescaler value (1 to 256).

The PIT is an array of timers that can be used to raise interrupts and trigger CTU channels. It features the following:

- Up to 6 general purpose interrupt timers
- Up to 2 interrupt timers for triggering ADC conversions
- 32-bit counter resolution
- Clocked by system clock frequency
- 32-bit counter for real-time interrupt, clocked from main external oscillator

The RTC supports wakeup from low power modes or real-time clock generation

- Configurable resolution for different timeout periods
 - 1 sec resolution for >1 hour period
 - 1 ms resolution for a two second period
- Selectable clock sources from external 32 kHz crystal, internal 128 kHz RC oscillator or divided internal 16 MHz RC oscillator
- Supports continued operation through Reset, count only Reset manually or by POR

3.4.16 System software watchdog

The system software watchdog is a second watchdog module to complement the standard Power Architecture watchdog integrated in the CPU core. The system software watchdog is a 32-bit modulus counter clocked by the system clock or the crystal clock that can provide a system reset or interrupt request, when the correct software key is not written within the required time window.

The following features are implemented:

- 32-bit modulus counter
- Clock source: internal 128 kHz RC oscillator
- Supports normal or windowed mode
- Configurable response on timeout: reset, interrupt, or interrupt followed by reset
- Reset by writing a software key to memory mapped register
- Enabled out of reset
- Support for protected access to Watchdog control registers with optional soft and hard locks
 - Soft lock allows temporary locking of configuration
 - Hard lock prevents any changes until after a Reset, once enabled
- Supports halting during low power modes

3.4.17 Inter-integrated circuit (I²C) module

The I²C module features the following:

- 2-wire bidirectional serial bus for on-board communications
- Compatibility with I²C bus standard
- Multimaster operation
- Software-programmable for one of 256 different serial clock frequencies



- Software-selectable acknowledge bit
- Interrupt-driven, byte-by-byte data transfer
- Arbitration-lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Start and stop signal generation/detection
- Repeated START signal generation
- Acknowledge bit generation/detection
- Bus-busy detection

3.4.18 On-chip voltage regulator (VREG)

The on-chip regulator in the SPC560x regulates 3.3 V $\pm 10\%$ or 5 V $\pm 10\%$ input to generate all internal supplies. It comprises three regulators:

- High power
- Low power
- Ultra-low power

The nominal target output is 1.2 V with a full current load range 0 to 200 mA provided through internal PMOS ballasts. The high power and low power regulators are switched off during standby mode to reduce consumption. During STOP mode only the high power regulator is switched off. The ultra-low power regulator is always kept on. The regulator has two digital domain LVDs: one for the high power and lower power domain and one for the ultra-low power domain.

3.4.19 Analog to digital converter module (ADC)

The ADC module contains advanced features for Normal, Injected and triggered injected conversion, along with offset cancellation and offset refresh control. It supports an interface to the cross triggering unit (CTU).

There are three types of input channels available: internal precision channels, extended channels and external channels. Control registers within the ADC can be programmed to configure which channel is to be converted. External channel selection is provided through three external decode signals. A conversion timing register that allows to configure different sampling and conversion times is associated to each type of channel.

The ADC provides 10-bit conversion with a minimum conversion time of 1 µs. It features one shot/scan mode conversion, hardware chain injection mode. It also provides four watchdog channels to monitor whether signals remain within a defined range. A dedicated power-down mode is implemented to save power consumption.

The ADC features the following:

- 10-bit A/D resolution
- 0 to V_{DD} common mode conversion range
- Conversion speeds as low as 1 μs
- Up to 36 single-ended input channels, expandable to 64 channels with external multiplexers

- Internally multiplexed channels
 - 10-bit ± 2 counts accuracy (TUE) available for 16 channels
 - 10-bit ± 3 counts accuracy (TUE) available for up to 20 channels
 - Dedicated result register available for every internally muxed channel
- Externally multiplexed channels
 - Internal control to support generation of external analog multiplexor selection
 - 3 internal channels optionally used to support externally multiplex inputs, providing transparent control for additional ADC channels
 - Each of the 3 channels supports up to 8 externally muxed inputs
 - 1 result register per internal channel
- Right-aligned result format
- Support for one-shot, scan and injection conversion modes
- Independently configurable parameters for channels
 - Offset refresh
 - Sampling
- Conversion triggering support
 - Internal conversion triggering from periodic interrupt timer (PIT) or timed I/O module (eMIOS)
- 4 configurable analog comparator channels offering range comparison with triggered alarm
 - Greater than
 - Less than
 - Out of range
- All unused analog pins available as general-purpose input pins
- Selected unused analog pins available as general-purpose output pins
- Power-down mode

3.4.20 Nexus port controller

The IEEE-ISTO 5001-2003 standard defines an extensible auxiliary port which is used in conjunction with the JTAG port in the e200z0. The Nexus modules are coupled to the core and monitor a variety of signals including addresses, data, control signals, status signals, etc.

The NPC (Nexus Port Controller) block provides real-time development support capabilities for the SPC560x Power Architecture-based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The development support provided includes program trace and run-time access to the MCU's internal memory map and access to the e200z0 processor core during halt. The Nexus interface also supports a JTAG only mode using only the JTAG pins.

Supported Nexus 2 Plus features include:

- Static debug
- Watchpoint messaging
- Ownership trace messaging
- Program trace messaging



- Real-time read/write of any internally memory mapped resources through JTAG pins
- Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information
- Watchpoint triggering, watchpoint triggers program tracing

3.4.21 JTAG

The JTAGC (JTAG Controller) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. Testing is performed via a boundary scan technique, as defined in the IEEE 1149.1-2001 standard. All data input to and output from the JTAGC block is communicated in serial format.



4 Application examples

4.1 Body controller application example

Body controller modules primarily control interior features of the car, such as:

- Comfort features—doors, seats, interior lighting
- Security/access features—passive entry, immobilizer, TPMS (Tire Pressure Monitoring System)
- Lighting—headlights, brake lights, turn lights
- Centralized diagnostic and network management

Figure 2 shows the SPC560x used in a typical body controller application.




Figure 2. Body controller application example


4.2 Door controller application example

These modules are used to locally control the functions contained within the vehicle doors that are rapidly increasing in complexity. By adding local control within the door the number of wires to the door can be significantly reduced which helps reduce the wiring harness weight, simplifies assembly and reduces fault prone connectors.

The communication with other body controllers in the main cabin compartment is often via the CAN bus, and they may also support LIN communications to other nodes such as keypads or between the front and rear door modules. Some door controllers handle the window lift function with sensors and brushed DC motors. This is often implemented to reduce the number of components, increase reliability and flexibility and minimize system cost, and normally requires the greatest level of performance to manage.

Figure 3 shows the SPC560x used in a typical door controller application.

Figure 3. Door controller application example



5 Developer support

The SPC560x MCU family uses tools and third-party developers which offer a widespread, established network of tool and software vendors. It also features a high-performance Nexus debug interface.

The following development support is available:

- Automotive evaluation boards (EVB) featuring CAN, LIN interfaces, and more
- Compilers
- Debuggers
- JTAG and Nexus interfaces

The following software support is available:

- OSEK solutions are available from multiple third parties
- CAN and LIN drivers
- AUTOSAR package

6 Orderable parts

Please refer to datasheet for order codes.



7 Revision history

Table 4. Document revision history

		revision history
Date	Revision	Changes
12-Jun-2008	1	Initial release
8-Sep-2008	2	Modified document title on page 1 Updated Features list on page 1 Minor editing and formatting changes througout document to improve readability Replaced TQFP with LQFP Replaced Tyrogram Flash" with "code Flash" throughout document Replaced "20020" with "20020" throughout document (except in Section 3.4: Description of features) Replaced Cross Trigger Unit Lite with Cross Trigger Unit Figure 1: Updated RAM size and reorganized master and slave port blocks Table 2: Updated RAM size and reorganized master and slave port blocks Table 2: Updated RAM sizes and reorganized master and slave port blocks Table 2: Updated RAM sizes and reorganized master and LCD Section 3.3: Detailed feature list: - Updated following features: - Operating parameters - Single power supply - 90nm fabrication process (removed from list) - EMI reduction techniques - XBAR - ECC RAM - SWT - Safety and integrity features - IINTC - 10-bit ADC - eMIOS - LIN - GPIO pin counts - FlexCAN Section 3.4.1: Low power operation: Changed RAM retained in STANDBY2 mode from "full contents" to "32 KB" - Table 3: Updated "Peripherals", 'Flash', 'RAM', 'VREG start-up' and 'Mode switch over' columns Section 3.4.3: Crossbar switch: Reorganized slave ports in features list Section 3.4.4: Interrupt controller (INTC): - Edited first paragraph to provide more detail on the organization of the 148 interrupt vectors - Features on page 15: Changed number of peripheral interrupt vectors from 149 to 140 and added 18 external interrupt/wakeup sources Section 3.4.5: FMPLL, features: - Updated input clock frequency range - Replaced feature "Self-clocked mode operation" with "Free-running mode" Section 3.4.6: System integration unit lite (SIUL): Updated GPIO features Section 3.4.7: Flash: - Edited first paragraph to differentiate code and data Flash buffers - Removed "Erase suspend program" from features list Section 3.4.8: SRAM: - Changed max size of RAM block from 32 KB to 48 KB - Replaced "24 KB RAM block and 8 KB RAM block" with "8 KB or 32 KB of total RAM block" in featu



Table 4. Document revision history (continued)

Date	Revision	Changes
8-Sep-2008	2 (cont'd)	Section 3.4.12: DSPI: Removed note concerning non-support of DMA Section 3.4.16: System software watchdog: Updated clock source feature Section 3.4.18: On-chip voltage regulator (VREG): Deleted "(4 ballast)" from second paragraph Section 6: Orderable parts: Removed order codes table



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



31/31