

## ST72321BLJ6-Auto

### 3.3V range 8-bit MCU for automotive with 32 Kbyte Flash, 10-bit ADC, 5 timers, SPI, SCI, I<sup>2</sup>C interface

### Features

#### Memories

- 32 Kbyte dual voltage high density Flash (HDFlash) with readout protection capability (in-application programming and in-circuit programming for HDFlash devices)
- 512 bytes to 1 Kbyte RAM
- HDFlash endurance: 100 cycles, data retention 20 years

#### Clock, reset and supply management

- Clock sources: Crystal/ceramic resonator oscillators, internal RC oscillator and bypass for external clock
- PLL for 2x frequency multiplication
- 4 power saving modes: Halt, active halt, wait and slow

#### Interrupt management

- Nested interrupt controller
- 10 interrupt vectors plus TRAP and reset
- 9/6 external interrupt lines (on 4 vectors)

#### Up to 32 I/O ports

- 32/24 multifunctional bidirectional I/O lines
- 22/17 alternate function lines
- 12/10 high sink outputs

#### 5 timers

- Main clock controller with real-time base, beep and clock-out capabilities
- Configurable watchdog timer

#### Table 1.Device summary



- 16-bit timer A with 1 input capture, 1 output compare, external clock input, PWM and pulse generator modes
- 16-bit timer B with 2 input captures, 2 output compares, PWM and pulse generator modes
- 8-bit PWM auto-reload timer with 2 input captures, 4 PWM outputs, output compare and time base interrupt, external clock with event detector

#### **3** communication interfaces

- SPI synchronous serial interface
- SCI asynchronous serial interface
- I<sup>2</sup>C multimaster interface

#### 1 analog peripheral (low current coupling)

10-bit ADC with up to 12 robust input ports

#### Instruction set

- 8-bit data manipulation
- 63 basic instructions
- 17 main addressing modes
- 8 x 8 unsigned multiply instruction

#### **Development tools**

- Full HW/SW development package
- In-circuit testing capability

Device	Program memory	RAM (stack)	Oper. voltage	Temp. range	Package
ST72321BLJ6-Auto	Flash 32 Kbytes	1024 (256) bytes	3.0 to 3.6V	-40 to +85°C	LQFP44 10x10

January	2008
---------	------

Rev 2

57

## Contents

1	Desc	ription	4
2	Packa	age pinout and pin description1	5
3	Regis	ster and memory map	8
4	Flash	program memory 2	22
	4.1	Introduction	22
	4.2	Main features	22
	4.3	Structure	22
		4.3.1 Readout protection	23
	4.4	ICC interface 2	23
	4.5	In-circuit programming (ICP) 2	24
	4.6	In-application programming (IAP) 2	25
	4.7	Related documentation 2	-
		4.7.1 Register description	25
_	Contr		96
5	Centr	al processing unit 2	
5	5.1	Introduction	
5			26
5	5.1	Introduction	26 26
6	5.1 5.2 5.3	Introduction	26 26 26
-	5.1 5.2 5.3	Introduction       2         Main features       2         CPU registers       2	26 26 26 26
-	5.1 5.2 5.3 <b>Supp</b>	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3	26 26 26 <b>31</b>
-	5.1 5.2 5.3 <b>Supp</b> 6.1	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3         Introduction       3	26 26 26 <b>81</b> 31
-	5.1 5.2 5.3 <b>Supp</b> 6.1 6.2	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3         Introduction       3         Main features       3	26 26 26 31 31 31
-	5.1 5.2 5.3 <b>Supp</b> 6.1 6.2 6.3	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3         Introduction       3         Main features       3         Phase locked loop       3	26 26 26 <b>81</b> 31 31 31
-	5.1 5.2 5.3 <b>Supp</b> 6.1 6.2 6.3	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3         Introduction       3         Main features       3         Phase locked loop       3         Multi-oscillator (MO)       3	26 26 26 31 31 31 32 32
-	5.1 5.2 5.3 <b>Supp</b> 6.1 6.2 6.3	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3         Introduction       3         Main features       3         Phase locked loop       3         Multi-oscillator (MO)       3         6.4.1       External clock source       3	26 26 26 31 31 31 32 32 32
-	5.1 5.2 5.3 <b>Supp</b> 6.1 6.2 6.3	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3         Introduction       3         Main features       3         Phase locked loop       3         Multi-oscillator (MO)       3         6.4.1       External clock source       3         6.4.2       Crystal/ceramic oscillators       3         6.4.3       Internal RC oscillator       3         Reset sequence manager (RSM)       3	26 26 26 31 31 31 32 32 32 33 33
-	<ul> <li>5.1</li> <li>5.2</li> <li>5.3</li> <li><b>Supp</b></li> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> </ul>	Introduction       2         Main features       2         CPU registers       2         Iy, reset and clock management       3         Introduction       3         Main features       3         Main features       3         Phase locked loop       3         Multi-oscillator (MO)       3         6.4.1       External clock source       3         6.4.2       Crystal/ceramic oscillators       3         6.4.3       Internal RC oscillator       3	26 26 26 31 31 31 32 32 32 33 33

		6.5.3	External power-on reset	. 35
		6.5.4	Internal watchdog reset	. 35
7	Interr	upts		36
	7.1	Introduc	tion	36
	7.2	Masking	g and processing flow	36
		7.2.1	Servicing pending interrupts	. 38
		7.2.2	Different interrupt vector sources	. 38
		7.2.3	Non-maskable sources	. 39
		7.2.4	Maskable sources	. 39
	7.3	Interrup	ts and low power modes	40
	7.4	Concur	rent and nested management	40
	7.5	Interrup	t registers	41
	7.6	Interrup	t related instructions	43
	7.7	Externa	l interrupts	43
		7.7.1	I/O port interrupt sensitivity	. 43
	7.8	Externa	I interrupt control register (EICR)	45
	7.9	Nested	interrupts register map and reset value	47
	7.10	Interrup	t mapping	47
8	Powe	r saving	g modes	48
	8.1	Introduc	stion	48
	8.2	Slow mo	ode	48
	8.3	Wait mo	ode	49
	8.4	Active h	alt and halt modes	50
		8.4.1	Active halt mode	. 51
		8.4.2	Halt mode	. 52
9	l/O po	orts …		56
	9.1	Introduc	tion	56
	9.2	Functio	nal description	56
		9.2.1	Input modes	. 56
		9.2.2	Output modes	. 57
		9.2.3	Alternate functions	. 57
	9.3	I/O port	implementation	60



57

	9.4	Low pov	wer modes	61
	9.5	Interrup	vts	61
10	0			~~
10			pherals	
	10.1		og timer (WDG)	
		10.1.1	Introduction	
		10.1.2	Main features	
		10.1.3	Functional description	
		10.1.4	How to program the watchdog timeout	
		10.1.5	Low power modes	
		10.1.6	Hardware watchdog option	
		10.1.7	Using halt mode with the WDG (WDGHALT option)	
		10.1.8	Interrupts	
		10.1.9	Control register (WDGCR)	
		10.1.10	Watchdog timer register map and reset values	. 67
	10.2		ock controller with real-time clock and beeper	67
		10.2.1	Programmable CPU clock prescaler	. 67
		10.2.2	Clock-out capability	. 68
		10.2.3	Real-time clock timer (RTC)	. 68
		10.2.4	Beeper	. 68
		10.2.5	Low power modes	. 69
		10.2.6	Interrupts	. 69
		10.2.7	MCC/RTC registers	. 70
		10.2.8	MCC register map and reset values	. 72
	10.3	PWM a	uto-reload timer (ART)	72
		10.3.1	Introduction	. 72
		10.3.2	Functional description	. 73
		10.3.3	ART registers	. 78
	10.4	16-bit ti	mer	83
		10.4.1	Introduction	. 83
		10.4.2	Main features	. 83
		10.4.3	Functional description	. 84
		10.4.4	Low power modes	. 97
		10.4.5	Interrupts	. 97
		10.4.6	Summary of timer modes	. 98
		10.4.7	16-bit timer registers	. 98

10.5	Serial p	peripheral interface (SPI)	106
	10.5.1	Introduction	106
	10.5.2	Main features	106
	10.5.3	General description	106
	10.5.4	Clock phase and clock polarity	111
	10.5.5	Error flags	113
	10.5.6	Low power modes	115
	10.5.7	Interrupts	116
	10.5.8	SPI registers	116
10.6	Serial of	communications interface (SCI)	120
	10.6.1	Introduction	120
	10.6.2	Main features	120
	10.6.3	General description	121
	10.6.4	Functional description	123
	10.6.5	Low power modes	133
	10.6.6	Interrupts	133
	10.6.7	SCI registers	134
10.7	I <sup>2</sup> C bus	s interface (I <sup>2</sup> C)	142
	10.7.1	Introduction	142
	10.7.2	Main features	142
	10.7.3	General description	142
	10.7.4	Functional description	145
	10.7.5	Low power modes	150
	10.7.6	Interrupts	150
	10.7.7	Register description	151
10.8	10-bit A	A/D converter (ADC)	159
	10.8.1	Introduction	
	10.8.2	Main features	
	10.8.3	Functional description	
	10.8.4	Low power modes	161
	10.8.5	Interrupts	
	10.8.6	10-bit ADC registers	161
Instr	uction s	set	164
11.1	CPU a	ddressing modes	164
	11.1.1	Inherent instructions	166
	11.1.2	Immediate instructions	



11

5/220

		11.1.3	Direct instructions
		11.1.4	Indexed instructions (no offset, short, long)
		11.1.5	Indirect instructions (short, long)167
		11.1.6	Indirect indexed instructions (short, long)
		11.1.7	Relative mode instructions (direct, indirect)
	11.2	Instruct	tion groups
	11.3	Using a	a prebyte
12	Elect	rical ch	aracteristics
	12.1	Parame	eter conditions
		12.1.1	Minimum and maximum values
		12.1.2	Typical values
		12.1.3	Typical curves
		12.1.4	Loading capacitor
		12.1.5	Pin input voltage
	12.2	Absolu	te maximum ratings 174
		12.2.1	Voltage characteristics
		12.2.2	Current characteristics
		12.2.3	Thermal characteristics
	12.3	Operat	ing conditions
	12.4	Supply	current characteristics 177
		12.4.1	Current consumption
		12.4.2	Supply and clock managers
		12.4.3	On-chip peripherals
	12.5	Clock a	and timing characteristics 181
		12.5.1	General timings
		12.5.2	External clock source
		12.5.3	Crystal and ceramic resonator oscillators
		12.5.4	RC oscillators
		12.5.5	PLL characteristics
	12.6	Memor	y characteristics
		12.6.1	RAM and hardware registers 185
		12.6.2	Flash memory
	12.7	Electro	magnetic compatibility (EMC) characteristics
		12.7.1	Functional electromagnetic susceptibility (EMS)
		12.7.2	Electromagnetic interference (EMI)187



		12.7.3	Absolute maximum ratings (electrical sensitivity)	. 188
	12.8	I/O port	pin characteristics	189
		12.8.1	General characteristics	. 189
		12.8.2	Output driving current	. 191
	12.9	Control	pin characteristics	194
		12.9.1	Asynchronous RESET pin	. 194
		12.9.2	ICCSEL/V <sub>PP</sub> pin	. 195
	12.10	Timer p	eripheral characteristics	195
		12.10.1	16-bit timer	. 195
	12.11	Commu	nication interface characteristics	196
		12.11.1	Serial peripheral interface (SPI)	. 196
		12.11.2	I <sup>2</sup> C - inter IC control interface	. 199
	12.12	10-bit A	DC characteristics	201
		12.12.1	Analog power supply and reference pins	. 202
		12.12.2	General PCB design guidelines	. 203
		12.12.3	ADC accuracy	. 204
13	Packa	age cha	racteristics	205
	13.1	-	e mechanical data	
	13.2	-	I characteristics	
	13.3		ing information	
	10.0	Solueili		200
14	Devic	e config	guration and ordering information	207
	14.1	Introduc	tion	207
	14.2	Flash de	evices	207
		14.2.1	Flash configuration	. 207
		14.2.2	Flash ordering information	. 209
	14.3			200
		FASTRO	OM device ordering information and transfer of customer code	209
	14.4		DM device ordering information and transfer of customer code	
	14.4		Ũ	212
	14.4	Develop	oment tools	212 . 212
	14.4	Develop 14.4.1	Introduction	212 . 212 . 212
	14.4	Develop 14.4.1 14.4.2	Introduction	212 . 212 . 212 . 212 . 212
	14.4	Develop 14.4.1 14.4.2 14.4.3	oment tools          Introduction          Evaluation tools and starter kits          Development and debugging tools	212 . 212 . 212 . 212 . 212 . 212
	14.4	Develop 14.4.1 14.4.2 14.4.3 14.4.4 14.4.5	Introduction	212 . 212 . 212 . 212 . 212 . 212 . 213



15	Known limitations				
	15.1	All Flash	n devices	4	
		15.1.1	Safe connection of OSC1/OSC2 pins	4	
		15.1.2	External interrupt missed	4	
		15.1.3	Unexpected reset fetch	6	
		15.1.4	Clearing active interrupts outside interrupt routine	6	
		15.1.5	16-bit timer PWM mode	7	
		15.1.6	TIMD set simultaneously with OC interrupt	7	
		15.1.7	SCI wrong break duration	8	
		15.1.8	I <sup>2</sup> C multimaster	8	
		15.1.9	I <sup>2</sup> C exit from halt/active halt	8	
16	Revis	ion hist	ory	9	



### List of tables

Table 1.	Device summary	
Table 2.	Device pin description (LQFP44)	16
Table 3.	Hardware register map	19
Table 4.	Sectors available in Flash devices	22
Table 5.	Flash control/status register address and reset value	25
Table 6.	CC register description	28
Table 7.	ST7 clock source	33
Table 8.	Interrupt software priority levels	37
Table 9.	CPU CC register description.	41
Table 10.	ISPRx interrupt vector correspondence	
Table 11.	Dedicated interrupt instruction set	43
Table 12.	EICR register description	45
Table 13.	Nested interrupts register map and reset values	47
Table 14.	Interrupt mapping	47
Table 15.	Active halt and halt power saving modes	50
Table 16.	DR register value and output pin status	
Table 17.	I/O port mode options	
Table 18.	I/O port configurations	
Table 19.	Port register configurations.	
Table 20.	Effect of low power modes on I/O ports	
Table 21.	I/O interrupt control/wake-up capability	
Table 22.	I/O port register map and reset values	
Table 23.	Effect of low power modes on watchdog timer	
Table 24.	WDGCR register description	
Table 25.	Watchdog timer register map and reset values	
Table 26.	Effect of low power modes on MCC/RTC	
Table 27.	MCC/RTC interrupt control/wake-up capability	
Table 28.	MCCSR register description	
Table 29.	MCCBCR register description.	
Table 30.	Main clock controller register map and reset values.	
Table 31.	ARTCSR register description	
Table 32.	Prescaler selection for ART	
Table 33.	ARTCAR register description	79
Table 34.	ARTAAR register description	79
Table 35.	PWM frequency versus resolution	80
Table 36.	PWMCR register description	80
Table 37.	PWM output signal polarity selection	80
Table 38.	PWMDCRx register description	81
Table 39.	ARTICCSR register description	
Table 40.	ARTICRx register description	82
Table 41.	PWM auto-reload timer register map and reset values	
Table 42.	Effect of low power modes on 16-bit timer	
Table 43.	16-bit timer interrupt control/wake-up capability	
Table 44.	Summary of timer modes	
Table 45.	CR1 register description	
Table 46.	CR2 register description	
Table 47.	CSR register description	
Table 48.	16-bit timer register map and reset values	



T.I.I. 10		
Table 49.	Effect of low power modes on SPI	
Table 50.	SPI interrupt control/wake-up capability	
Table 51.	SPICR register description	
Table 52.	SPICSR register description	
Table 53.	SPI register map and reset values	
Table 54.	Frame formats	
Table 55.	Effect of low power modes on SCI	
Table 56.	SCI interrupt control/wake-up capability	
Table 57.	SCISR register description	
Table 58.	SCICR1 register description	
Table 59.	SCICR2 register description	
Table 60.	SCIBRR register description	
Table 61.	SCIERPR register description	
Table 62.	SCIETPR register description	
Table 63.	Baud rate selection	
Table 64.	SCI register map and reset values	141
Table 65.	Effect of low power modes on I2C	150
Table 66.	I <sup>2</sup> C interrupt control/wake-up capability	150
Table 67.	CR register description	151
Table 68.	SR1 register description	152
Table 69.	SR2 register description	154
Table 70.	CCR register description.	156
Table 71.	DR register description	156
Table 72.	OAR1 register description.	
Table 73.	OAR2 register description.	
Table 74.	I <sup>2</sup> C register map and reset values	
Table 75.	Effect of low power modes on 10-bit ADC	
Table 76.	ADCCSR register description	
Table 77.	ADCDRH register description	
Table 78.	ADCDRL register description	
Table 79.	ADC register map and reset values	
Table 80.	CPU addressing mode groups	
Table 81.	CPU addressing mode overview	
Table 82.	Inherent instructions	
Table 83.	Immediate instructions	
Table 84.	Instructions supporting direct, indexed, indirect and indirect indexed addressing modes	
Table 85.	Short instructions and functions	
Table 86.	Relative mode instructions (direct and indirect)	
Table 87.	Instruction groups	
Table 88.	Instruction set overview	
Table 89.	Voltage characteristics	
Table 90.	Current characteristics	
Table 90. Table 91.	Thermal characteristics	
Table 91.	General operating conditions	
Table 92. Table 93.	Current consumption	
Table 93. Table 94.	•	
	Oscillators, PLL and LVD current consumption	
Table 95.	On-chip peripherals	
Table 96.	General timings.	
Table 97.	External clock source	
Table 98.	Oscillator parameters	
Table 99.	Examples of typical resonators.	
Table 100.	RC oscillators	183

10/220

### 57

Table 101.	PLL characteristics
Table 102.	RAM and hardware registers
Table 103.	Characteristics of dual voltage HDFlash memory
Table 104.	Electromagnetic test results
Table 105.	EMI emissions
Table 106.	ESD absolute maximum ratings
Table 107.	Latch-up results
Table 108.	I/O general port pin characteristics
Table 109.	Output driving current
Table 110.	Asynchronous RESET pin
Table 111.	ICCSEL/VPP pin characteristics
Table 112.	16-bit timer
Table 113.	SPI characteristics
Table 114.	I <sup>2</sup> C control interface characteristics
Table 115.	SCL frequency table
Table 116.	10-bit ADC characteristics
Table 117.	ADC accuracy with $V_{DD} = 3.3V$
Table 118.	44-pin low profile quad flat package mechanical data
Table 119.	Thermal characteristics
Table 120.	Soldering compatibility (wave and reflow soldering process)
Table 121.	Flash option bytes
Table 122.	Option byte 0 description
Table 123.	Option byte 1 description
Table 124.	Flash user programmable device types
Table 125.	FASTROM factory coded device types
Table 126.	Development tool order codes for the ST72321BL family
Table 127.	Suggested list of socket types
Table 128.	Document revision history

## List of figures

Figure 1.	Device block diagram	14
Figure 2.	44-pin LQFP 10x10 package pinout	15
Figure 3.	Memory map	18
Figure 4.	Memory map and sector address	23
Figure 5.	Typical ICC interface	24
Figure 6.	CPU registers	
Figure 7.	Stack manipulation example	
Figure 8.	Clock, reset and supply block diagram	
Figure 9.	Reset sequence phases	
Figure 10.	Reset block diagram	
Figure 11.	Reset sequences	
Figure 12.	Interrupt processing flowchart.	
Figure 13.	Priority decision process.	
Figure 14.	Concurrent interrupt management	
Figure 15.	Nested interrupt management	
Figure 16.	External interrupt control bits	
Figure 17.	Power saving mode transitions.	
Figure 18.	Slow mode clock transitions	
Figure 19.	Wait mode flowchart	
Figure 20.	Active halt timing overview	
Figure 20.	Active halt mode flowchart	
-	Halt timing overview	
Figure 22.	0	
Figure 23.	Halt mode flowchart	
Figure 24.	I/O port general block diagram	
Figure 25.	Interrupt I/O port state transitions	
Figure 26.	Watchdog block diagram	
Figure 27.	Approximate timeout duration.	
Figure 28.	Exact timeout duration (t <sub>min</sub> and t <sub>max</sub> )	
Figure 29.	Main clock controller (MCC/RTC) block diagram	
Figure 30.	PWM auto-reload timer block diagram	
Figure 31.	Output compare control	
Figure 32.	PWM auto-reload timer function	
Figure 33.	PWM signal from 0% to 100% duty cycle	
Figure 34.	External event detector example (3 counts)	76
Figure 35.	Input capture timing diagram	77
Figure 36.	Timer block diagram	85
Figure 37.	16-bit read sequence	
Figure 38.	Counter timing diagram, internal clock divided by 2	87
Figure 39.	Counter timing diagram, internal clock divided by 4	
Figure 40.	Counter timing diagram, internal clock divided by 8	87
Figure 41.	Input capture block diagram	89
Figure 42.	Input capture timing diagram <sup>(1)</sup>	89
Figure 43.	Output compare block diagram.	
Figure 44.	Output compare timing diagram, $f_{TIMER} = f_{CPU}/2$	
Figure 45.	Output compare timing diagram, $f_{TIMER} = f_{CPU}/4$	92
Figure 46.	One pulse mode sequence	93
Figure 47.	One pulse mode timing example <sup>(1)</sup>	94
Figure 48.	One pulse mode timing example <sup>(1)</sup> Pulse width modulation mode timing example with 2 output compare functions <sup>(1)</sup>	95
<u> </u>		-



Figure 49.	Pulse width modulation cycle	. 96
Figure 50.	Serial peripheral interface block diagram	. 107
Figure 51.	Single master/single slave application	
Figure 52.	Generic SS timing diagram	. 109
Figure 53.	Hardware/software slave select management	109
Figure 54.	Data clock timing diagram	. 112
Figure 55.	Clearing the WCOL bit (write collision flag) software sequence	. 114
Figure 56.	Single master/multiple slave configuration	. 115
Figure 57.	SCI block diagram	. 122
Figure 58.	Word length programming	. 124
Figure 59.	SCI baud rate and extended prescaler block diagram	. 128
Figure 60.	Bit sampling in reception mode	
Figure 61.	I <sup>2</sup> C bus protocol	
Figure 62.	I <sup>2</sup> C interface block diagram	
Figure 63.	Transfer sequencing.	
Figure 64.	Interrupt control logic diagram	
Figure 65.	ADC block diagram.	
Figure 66.	Pin loading conditions.	
Figure 67.	Pin input voltage	
Figure 68.	$f_{CPU}$ max versus $V_{DD}$	
Figure 69.	Typical I <sub>DD</sub> in run mode	
Figure 70.	Typical I <sub>DD</sub> in slow mode	
Figure 71.	Typical I <sub>DD</sub> in wait mode	
Figure 72.	Typical I <sub>DD</sub> in slow wait mode	
Figure 72.	Typical application with an external clock source	
Figure 73.	Typical application with a crystal or ceramic resonator.	
•		
Figure 75.	Integrated PLL jitter vs signal frequency.	
Figure 76.	Unused I/O pins configured as input.	
Figure 77.	Typical $I_{PU}$ versus $V_{DD}$ with $V_{IN} = V_{SS}$	
Figure 78.	Typical $V_{OL}$ versus $I_{IO}$ at $V_{DD}$ = 3.3V (standard ports)	
Figure 79.	Typical $V_{OL}$ versus $I_{IO}$ at $V_{DD}$ = 3.3V (high-sink ports)	
Figure 80.	Typical V <sub>OH</sub> versus $I_{IO}$ at V <sub>DD</sub> = 3.3V.	
Figure 81.	Typical V <sub>OL</sub> versus V <sub>DD</sub> at $I_{IO} = 2mA$	192
Figure 82.	Typical $V_{OL}$ versus $V_{DD}$ at $I_{IO} = 8mA$ (high-sink ports)	
Figure 83.	Typical V <sub>OH</sub> versus V <sub>DD</sub> at $I_{IO} = -2mA$	
Figure 84.	RESET pin protection	
Figure 85.	Two typical applications with ICCSEL/V <sub>PP</sub> pin	
Figure 86.	SPI slave timing diagram with CPHA = 0	
Figure 87.	SPI slave timing diagram with CPHA = 1	
Figure 88.	SPI master timing diagram	
Figure 89.	Typical application with I <sup>2</sup> C bus and timing diagram(1)	
Figure 90.	$R_{AIN}$ maximum versus $f_{ADC}$ with $C_{AIN} = 0pF$	. 201
Figure 91.	Recommended C <sub>AIN</sub> and R <sub>AIN</sub> values.	
Figure 92.	Typical A/D converter application	
Figure 93.	Power supply filtering	
Figure 94.	ADC accuracy characteristics	
Figure 95.	44-pin low profile quad flat package outline	. 205
Figure 96.	Flash commercial product code structure	
Figure 97.	FASTROM commercial product code structure	. 210



57

### 1 Description

The ST72321BLJ6-Auto device is a member of the ST7 microcontroller family designed for mid-range automotive applications running at 3.3V.

All devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set and are available with Flash memory. The ST7 family architecture offers both power and flexibility to software developers, enabling the design of highly efficient and compact application code.


The on-chip peripherals include an A/D converter, a PWM autoreload timer, two general purpose timers, SPI, SCI and I<sup>2</sup>C interface.

For power economy, the microcontroller can switch dynamically into wait, slow, active halt or halt mode when the application is in idle or standby state.


Typical applications include:

- All types of car body applications such as window lift, DC motor control and rain sensors
- Safety microcontrollers in airbag and engine management applications
- Auxiliary functions in car radios





### 2 Package pinout and pin description





For external pin connection guidelines refer to *Section 12: Electrical characteristics on page 173*.

In *Table 2* below, refer to *Section 9: I/O ports on page 56* for more details on the software configuration of the I/O ports. The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

57

	Din				Port									
	Pin	Type	Level		Input			Out	tput	Main function	Alternate	function		
No	Name	Ţ	Input	Output	float	ndm	int <sup>(2)</sup>	ana	OD <sup>(3)</sup>	РР	(after reset)			
1	RDI/PE1	I/O	$C_{T}$		Х	Х			Х	Х	Port E1	SCI receive data in		
2	PB0	I/O	$C_T$		Х	е	i2		Х	Х	Port B0			
3	PB1	I/O	$C_T$		Х	е	i2		Х	Х	Port B1			
4	PB2	I/O	$C_{T}$		Х	e	i2		Х	Х	Port B2			
5	PB3	I/O	$C_T$		Х		ei2		Х	Х	Port B3			
6	(HS) PB4	I/O	C <sub>T</sub>	HS	Х	е	i3		Х	Х	Port B4			
7	AIN0/PD0	I/O	C <sub>T</sub>		Х	Х		Х	Х	Х	Port D0	ADC analog inp	out 0	
8	AIN1/PD1	I/O	CT		Х	Х		Х	Х	Х	Port D1	ADC analog inp	out 1	
9	AIN2/PD2	I/O	$C_{T}$		Х	Х		Х	Х	Х	Port D2	ADC analog Input 2		
10	AIN3/PD3	I/O	$C_T$		Х	Х		Х	Х	Х	Port D3	ADC analog Input 3		
11	AIN4/PD4	I/O	$C_T$		Х	Х		Х	Х	Х	Port D4	ADC analog Input 4		
12	AIN5/PD5	I/O	$C_{T}$		Х	Х		Х	Х	Х	Port D5	ADC analog Input 5		
13	V <sub>AREF</sub> <sup>(4)</sup>	s									Analog ret	erence voltage for ADC		
14	V <sub>SSA</sub> <sup>(4)</sup>	s									Analog gr	ound voltage		
15	MCO/AIN8/PF0	I/O	CT		Х	е	i1	Х	х	х	Port F0	Main clock out (f <sub>CPU</sub> )	ADC analog input 8	
16	BEEP/(HS) PF1	I/O	$C_T$	HS	Χ	e	i1		Х	Х	Port F1	Beep signal out	put	
17	(HS) PF2	I/O	$C_{T}$	HS	Х		ei1		Х	Х	Port F2			
18	OCMP1_A/AIN10/PF4	I/O	C <sub>T</sub>		X	x		х	x	х	Port F4	Timer A output compare 1	ADC analog input 10	
19	ICAP1_A/(HS) PF6	I/O	$C_{T}$	HS	Х	Х			Х	Х	Port F6	Timer A input ca	apture 1	
20	EXTCLK_A/(HS) PF7	I/O	C <sub>T</sub>	HS	Х	Х			Х	Х	Port F7	Timer A externa	al clock source	
21	V <sub>DD_0</sub> <sup>(4)</sup>	S									Digital ma	in supply voltage	)	
22	V <sub>SS_0</sub> <sup>(4)</sup>	S									Digital gro	und voltage		
23	PC0/OCMP2_B/ AIN12	I/O	CT		X	x		Х	x	х	Port C0	Timer B output compare 2 input 12		
24	PC1/OCMP1_B/ AIN13	I/O	CT		Х	х		Х	х	х	Port C1	Timer B output compare 1	ADC analog input 13	
25	PC2 (HS)/ICAP2_B	I/O	$C_{T}$	HS	Х	Х			Х	Х	Port C2	Timer B input ca	apture 2	
26	PC3 (HS)/ICAP1_B	I/O	$C_{T}$	HS	Х	Х			Х	Х	Port C3	Timer B input ca	apture 1	
27	PC4/MISO/ICCDATA	I/O	CT		x	x			x	x	Port C4	SPI master in/ slave out data	ICC data input	

### Table 2.Device pin description (LQFP44)<sup>(1)</sup>

16/220



Pin					Port									
	PIN	Type		e Level		Input			Output		Alternate fund		function	
No	Name	L L	Input	Output	float	ndm	int <sup>(2)</sup>	ana	0D <sup>(3)</sup>	РР	(after reset)			
28	PC5/MOSI/AIN14	I/O	C <sub>T</sub>		X	Х		Х	х	х	Port C5	SPI master out /slave in data	ADC analog input 14	
29	PC6/SCK/ICCCLK	I/O	CT		x	х			х	х	Port C6	SPI serial clock	ICC clock output	
30	PC7/SS/AIN15	I/O	CT		x	х		х	х	x	Port C7	SPI slave select (active low)	ADC analog input 15	
31	PA3 (HS)	I/O	$C_T$	HS	Х		ei0		Х	Х	Port A3			
32	V <sub>DD_1</sub> <sup>(4)</sup>	S									Digital ma	main supply voltage		
33	V <sub>SS_1</sub> <sup>(4)</sup>	S									Digital gro	al ground voltage		
34	PA4 (HS)	I/O	C <sub>T</sub>	HS	X	Х			Х	Х	Port A4	rt A4		
35	PA5 (HS)	I/O	C <sub>T</sub>	HS	X	Х			Х	Х	Port A5	45		
36	PA6 (HS)	I/O	CT	HS	X				Т		Port A6			
37	PA7 (HS)	I/O	C <sub>T</sub>	HS	X				Т		Port A7			
38	V <sub>PP</sub> /ICCSEL	I									programm programm Section 12	Must be tied low. In the Flash programming mode, this pin acts as the programming voltage input $V_{PP}$ See Section 12.9.2: ICCSEL/VPP pin on page 195 for more details.		
39	RESET	I/O	CT								Top priorit	y non-maskable i	interrupt	
40	V <sub>SS_2</sub> <sup>(4)</sup>	S									Digital gro	und voltage		
41	OSC2 <sup>(5)</sup>	0									Resonato	r oscillator inverte	er output	
42	OSC1 <sup>(5)</sup>	I										External clock input or resonator oscillator inverter input		
43	V <sub>DD_2</sub> <sup>(4)</sup>	S									Digital ma	in supply voltage	1	
44	PE0/TDO	I/O	$C_{T}$		X	Х			Х	Х	Port E0	Port E0 SCI transmit data out		

#### Device pin description (LQFP44)<sup>(1)</sup> (continued) Table 2.

1. Legend/abbreviations for Table 2:

Type: I = input, O = output, S = supply Input level:  $C_T = CMOS \ 0.3V_{DD}/0.7V_{DD}$  with input trigger Output level: HS = 20mA high sink (on N-buffer only) Port and control configuration inputs: float = floating, wpu = weak pull-up, int = interrupt, ana = analog ports Port and control configuration outputs: OD = open drain, PP = push-pull

2. 'eiX' defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input; otherwise the configuration is floating interrupt input

'T' defines a true open drain I/O (P-buffer and protection diode to V<sub>DD</sub> are not implemented). See Section 9: I/O ports on page 56 and Section 12.8: I/O port pin characteristics on page 189 for more details 3.

4. It is mandatory to connect all available  $V_{DD}$  and  $V_{AREF}$  pins to the supply voltage and all  $V_{SS}$  and  $V_{SSA}$  pins to ground.

5. OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscillator; see Section 1: Description on page 14 and Section 12.5: Clock and timing characteristics on page 181 for more details



### 3 Register and memory map


As shown in *Figure 3*, the MCU is capable of addressing 64 Kbytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, up to 1024 bytes of RAM and up to 32 Kbytes of user program memory. The RAM space includes up to 256 bytes for the stack from 0100h to 01FFh.

The highest address bytes contain the user reset and interrupt vectors.

**Important:** Memory locations marked as 'reserved' must never be accessed. Accessing a reserved area can have unpredictable effects on the device.

Figure 3. Memory map





Address	Block	Register label	Register name	Reset status	Remarks
0000h	Port A <sup>(2)</sup>	PADR	Port A data register	00h <sup>(3)</sup>	R/W
0001h		PADDR	Port A data direction register	00h	R/W
0002h		PAOR	Port A option register	00h	R/W
0003h	Port B <sup>(2)</sup>	PBDR	Port B data register	00h <sup>(3)</sup>	R/W
0004h		PBDDR	Port B data direction register	00h	R/W
0005h		PBOR	Port B option register	00h	R/W
0006h	Port C	PCDR	Port C data register	00h <sup>(3)</sup>	R/W
0007h		PCDDR	Port C data direction register	00h	R/W
0008h		PCOR	Port C option register	00h	R/W
0009h	Port D <sup>(2)</sup>	PDADR	Port D data register	00h <sup>(3)</sup>	R/W
000Ah		PDDDR	Port D data direction register	00h	R/W
000Bh		PDOR	Port D option register	00h	R/W
000Ch	Port E <sup>(2)</sup>	PEDR	Port E data register	00h <sup>(3)</sup>	R/W
000Dh		PEDDR	Port E data direction register	00h	R/W <sup>(2)</sup>
000Eh		PEOR	Port E option register	00h	R/W <sup>(2)</sup>
000Fh	Port F <sup>(2)</sup>	PFDR	Port F data register	00h <sup>(3)</sup>	R/W
0010h		PFDDR	Port F data direction register	00h	R/W
0011h		PFOR	Port F option register	00h	R/W
0012h to 0017h			Reserved area (6 bytes)		1
0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh	l <sup>2</sup> C	I <sup>2</sup> CCR I <sup>2</sup> CSR1 I <sup>2</sup> CSR2 I <sup>2</sup> CCCR I <sup>2</sup> COAR1 I <sup>2</sup> COAR2 I <sup>2</sup> CDR	I <sup>2</sup> C control register I <sup>2</sup> C status register 1 I <sup>2</sup> C status register 2 I <sup>2</sup> C clock control register I <sup>2</sup> C own address register 1 I <sup>2</sup> C own address register2 I <sup>2</sup> C data register	00h 00h 00h 00h 00h 00h 00h	R/W Read only R/W R/W R/W R/W
001Fh to 0020h			Reserved area (2 bytes)		
0021h	SPI	SPIDR	SPI data I/O register	xxh	R/W
0022h		SPICR	SPI control register	0xh	R/W
0023h		SPICSR	SPI control/status register	00h	R/W
0024h	ITC	ISPR0	Interrupt software priority register 0	FFh	R/W
0025h		ISPR1	Interrupt software priority register 1	FFh	R/W
0026h		ISPR2	Interrupt software priority register 2	FFh	R/W
0027h		ISPR3	Interrupt software priority register 3	FFh	R/W
0028h		EICR	External interrupt control register	00h	R/W
0029h	Flash	FCSR	Flash control/status register	00h	R/W
002Ah	Watchdog	WDGCR	Watchdog control register	7Fh	R/W
002Bh		•	Reserved area (1 byte)	·	•
002Ch	MCC	MCCSR	Main clock control/status register	00h	R/W
002Dh		MCCBCR	Main clock controller: beep control register	00h	R/W
002Eh to 0030h			Reserved area (3 bytes)		

### Table 3.Hardware register map<sup>(1)</sup>



Address	Block	Register label	Register name	Reset status	Remarks
0031h		TACR2	Timer A control register 2	00h	R/W
0032h		TACR1	Timer A control register 1	00h	R/W
0033h		TACSR	Timer A control/status register	xxxx x0xxb	R/W
0034h		TAIC1HR	Timer A input capture 1 high register	xxh	Read only
0035h		TAIC1LR	Timer A input capture 1 low register	xxh	Read only
0036h		TAOC1HR	Timer A output compare 1 high register	80h	R/W
0037h		TAOC1LR	Timer A output compare 1 low register	00h	R/W
0038h	Timer A	TACHR	Timer A counter high register	FFh	Read only
0039h		TACLR	Timer A counter low register	FCh	Read only
003Ah		TAACHR	Timer A alternate counter high register	FFh	Read only
003Bh		TAACLR	Timer A alternate counter low register	FCh	Read only
003Ch		TAIC2HR	Timer A input capture 2 high register	xxh	Read only
003Dh		TAIC2LR	Timer A input capture 2 low register	xxh	Read only
003Eh		TAOC2HR	Timer A output compare 2 high register	80h	R/W
003Fh		TAOC2LR	Timer A output compare 2 low register	00h	R/W
0040h			Reserved area (1 byte)		
0041h		TBCR2	Timer B control register 2	00h	R/W
0042h		TBCR1	Timer B control register 1	00h	R/W
0043h		TBCSR	Timer B control/status register	xxxx x0xxb	B/W
0040h		TBIC1HR	Timer B input capture 1 high register	xxh	Read only
0044h 0045h		TBIC1LR	Timer B input capture 1 low register	xxh	Read only
0046h		TBOC1HR	Timer B output compare 1 high register	80h	R/W
0040h		TBOC1LR	Timer B output compare 1 low register	00h	R/W
004711 0048h	Timer B	TBCHR	Timer B counter high register	FFh	Read only
0040h	Timer D	TBCLR	Timer B counter low register	FCh	Read only
004911 004Ah		TBACHR	Timer B alternate counter high register	FFh	Read only
004An 004Bh		TBACLR		FCh	Read only
004Bn 004Ch			Timer B alternate counter low register		-
		TBIC2HR	Timer B input capture 2 high register	xxh	Read only
004Dh		TBIC2LR	Timer B input capture 2 low register	xxh	Read only
004Eh		TBOC2HR	Timer B output compare 2 high register	80h	R/W
004Fh		TBOC2LR	Timer B output compare 2 low register	00h	R/W
0050h		SCISR	SCI status register	C0h	Read only
0051h		SCIDR	SCI data register	xxh	R/W
0052h		SCIBRR	SCI baud rate register	00h	R/W
0053h	SCI	SCICR1	SCI control register 1	x000 0000b	R/W
0054h	201	SCICR2	SCI control register 2	00h	R/W
0055h		SCIERPR	SCI extended receive prescaler register	00h	R/W
0056h		0.015755	Reserved area		<b>D</b> 444
0057h		SCIETPR	SCI extended transmit prescaler register	00h	R/W
0058h to 006Fh			Reserved area (24 bytes)		
0070h		ADCCSR	Control/status register	00h	R/W
0071h	ADC	ADCDRH	Data high register	00h	Read only
0072h		ADCDRL	Data low register	00h	Read only
				5511	

### Table 3. Hardware register map<sup>(1)</sup> (continued)



Address	Block	Register label	Register name	Reset status	Remarks				
0073h		PWMDCR3	PWM AR Timer Duty Cycle Register 3	00h	R/W				
0074h		PWMDCR2	PWM AR Timer Duty Cycle Register 2	00h	R/W				
0075h		PWMDCR1	PWM AR Timer Duty Cycle Register 1	00h	R/W				
0076h		PWMDCR0	PWM AR Timer Duty Cycle Register 0	00h	R/W				
0077h		PWMCR	PWM AR Timer Control Register	00h	R/W				
0078h	PWM ART	ARTCSR	Auto-Reload Timer Control/Status Register	00h	R/W				
0079h		ARTCAR	Auto-Reload Timer Counter Access Register	00h	R/W				
007Ah		ARTARR	Auto-Reload Timer Auto-Reload Register	00h	R/W				
007Bh		ARTICCSR	AR Timer Input Capture Control/Status Reg.	00h	R/W				
007Ch		ARTICR1	AR Timer Input Capture Register 1	00h	Read only				
007Dh		ARTICR2	AR Timer Input Capture Register 1	00h	Read only				
007Eh 007Fh		Reserved area (2 bytes)							

### Table 3. Hardware register map<sup>(1)</sup> (continued)

1. Legend: X = undefined; R/W = read/write

2. The bits associated with unavailable pins must always keep their reset value.

3. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.



### 4 Flash program memory

### 4.1 Introduction

The ST7 dual voltage high density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a byte-by-byte basis using an external  $V_{PP}$  supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (in-circuit programming) or IAP (in-application programming).

The array matrix organization means that each sector can be erased and reprogrammed without affecting other sectors.

### 4.2 Main features

- 3 Flash programming modes:
  - Insertion in a programming tool: In this mode, all sectors including option bytes can be programmed or erased.
  - ICP (in-circuit programming): In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
  - IAP (in-application programming): In this mode, all sectors except sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (in-circuit testing) for downloading and executing user application test patterns in RAM
- Readout protection
- Register access security system (RASS) to prevent accidental programming or erasing

### 4.3 Structure

The Flash memory is organized in sectors and can be used for both code and data storage.


Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see *Table 4*). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see *Figure 4: Memory map and sector address on page 23*). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in sector 0 (F000h-FFFFh).

#### Table 4. Sectors available in Flash devices

Flash size (bytes)	Available sectors
32K	Sectors 0, 1, 2





#### Figure 4. Memory map and sector address

### 4.3.1 Readout protection

Readout protection, when selected, provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

In Flash devices, this protection is removed by reprogramming the option. In this case, the entire program memory is first automatically erased.

Readout protection selection in Flash devices is enabled and removed through the FMP\_R bit in the option byte.

### 4.4 ICC interface


ICC needs a minimum of four and up to six pins to be connected to the programming tool (see *Figure 5: Typical ICC interface on page 24*). These pins are:

RESET:	Device reset
V <sub>SS</sub> :	Device power supply ground
ICCCLK:	ICC output serial clock pin
ICCDATA:	ICC input/output serial data pin
ICCSEL/V <sub>PP</sub> :	Programming voltage
OSC1(or OSCIN):	Main clock input for external source (optional)
V <sub>DD</sub> :	Application board power supply (optional, see Figure 5: Typical ICC interface on page 24, Note 3)



23/220





- If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the programming tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the programming tool documentation for recommended resistor values.
- 2. During the ICC session, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor <1K). A Schottky diode can be used to isolate the application reset circuit in this case. When using a classical RC network with R > 1K or a reset management IC with open drain output and pull-up resistor >1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.
- 3. The use of pin 7 of the ICC connector depends on the programming tool architecture. This pin must be connected when using most ST programming tools (it is used to monitor the application power supply). Please refer to the programming tool manual.
- Pin 9 must be connected to the OSC1 or OSCIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multioscillator capability must have OSC2 grounded in this case.

### 4.5 In-circuit programming (ICP)

To perform ICP the microcontroller must be switched to ICC (in-circuit communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 5*). For more details on the pin locations, refer to *Section 2: Package pinout and pin description on page 15*.



### 4.6 In-application programming (IAP)

This mode uses a BootLoader program previously stored in sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software, which means it can be adapted to the user application (such as user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored). For example, it is possible to download code from the SPI, SCI, USB or CAN interfaces and program it in the Flash. IAP mode can be used to program any of the Flash sectors except sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

### 4.7 Related documentation

For details on Flash programming and ICC protocol, refer to the *ST7* Flash programming reference manual and to the *ST7* ICC protocol reference manual.

#### 4.7.1 Register description

#### Flash control/status register (FCSR)

FCSR Reset value: 0000 0000 (00														
7	6	5	4	3	2	1	0							
	0													
			R/	W										

This register is reserved for use by programming tool software. It controls the Flash programming and erasing operations.

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0029h	FCSR Reset value	0	0	0	0	0	0	0	0

57

### 5 Central processing unit

### 5.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.


### 5.2 Main features

- Enables execution of 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power halt and wait modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

### 5.3 CPU registers

The six CPU registers shown in *Figure 6* are not present in the memory mapping and are accessed by specific instructions.

#### Figure 6. CPU registers



26/220

#### Accumulator (A)

The accumulator is an 8-bit general purpose register used for holding operands and the results of the arithmetic and logic calculations as well as the results of data manipulations.

#### Index registers (X and Y)

These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation (the cross-assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register).

The Y register is not affected by the interrupt automatic procedures.

#### **Program counter (PC)**

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (program counter low which is the LSB) and PCH (program counter high which is the MSB).

#### Condition code register (CC)

CC Reset value: 111x 1							e: 111x 1xxx
7	6	5	4	3	2	1	0
1		11	Н	10	N	Z	С
R/W		R/W	R/W	R/W	R/W	R/W	R/W

The 8-bit condition code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

57

Bit	Bit name	Function				
5,3	11, 10	Interrupt management bits - interrupt The combination of the I1 and I0 bits gives the current interrupt software priority: 10: Interrupt software priority = level 0 (main) 01: Interrupt software priority = level 1 00: Interrupt software priority = level 2 11: Interrupt software priority = level 3 (= interrupt disable) These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx). They can also be set/cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions. See <i>Section 7: Interrupts on page 36</i> for more details.				
4	Н	<ul> <li>Arithmetic management bit - half carry</li> <li>This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instruction.</li> <li>0: No half carry has occurred</li> <li>1: A half carry has occurred</li> <li>This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.</li> </ul>				
2	N	<ul> <li>Arithmetic management bit - negative</li> <li>This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the result 7<sup>th</sup> bit.</li> <li>0: The result of the last operation is positive or null</li> <li>1: The result of the last operation is negative (i.e. the most significant bit is a logic 1)</li> <li>This bit is accessed by the JRMI and JRPL instructions.</li> </ul>				
1	Z	<ul> <li>Arithmetic management bit - zero</li> <li>This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.</li> <li>0: The result of the last operation is different from zero</li> <li>1: The result of the last operation is zero</li> <li>This bit is accessed by the JREQ and JRNE test instructions.</li> </ul>				
0	С	<ul> <li>Arithmetic management bit - carry/borrow</li> <li>This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.</li> <li>0: No overflow or underflow has occurred</li> <li>1: An overflow or underflow has occurred</li> <li>This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the 'bit test and branch', shift and rotate instructions.</li> </ul>				

Table 6.CC register description



#### Stack pointer register (SP)

SP	SP Reset va					alue: 01 FFh	
15	14	13	12	11	10	9	8
			0				1
R/W							R/W
7	6	5	4	3	2	1	0
SP[7:0]							

The stack pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see *Figure 7: Stack manipulation example on page 30*).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU reset, or after a reset stack pointer instruction (RSP), the stack pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

The least significant byte of the stack pointer (called S) can be directly accessed by an LD instruction.


Note: When the lower limit is exceeded, the stack pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in *Figure 7*.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack
- On return from interrupt, the SP is incremented and the context is popped from the stack

A subroutine call occupies two locations and an interrupt five locations in the stack area.





#### Figure 7. Stack manipulation example

30/220



### 6 Supply, reset and clock management

### 6.1 Introduction

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components. An overview is shown in *Figure 8*.

### 6.2 Main features

- Optional PLL for multiplying the frequency by 2 (not to be used with the internal RC oscillator in order to respect the maximum operating frequency)
- Reset sequence manager (RSM)
- Multi-oscillator clock management (MO)
  - 5 crystal/ceramic resonator oscillators
  - 1 internal RC oscillator

### 6.3 Phase locked loop

5

If the clock frequency input to the PLL is in the range 2 to 4 MHz, the PLL can be used to multiply the frequency by two to obtain an  $f_{OSC2}$  of 4 to 8 MHz. The PLL is enabled by option byte 1, bit opt0 (see *Table 123: Option byte 1 description on page 208*). If the PLL is disabled, then  $f_{OSC2} = f_{OSC}/2$ .

- **Caution:** The PLL is not recommended for applications where timing accuracy is required.
- Caution: The PLL must not be used with the internal RC oscillator.
- **Caution:** When the PLL is used with an external clock signal, the clock signal must be available on the OSCIN pin before the reset signal is released.




Figure 8. Clock, reset and supply block diagram

31/220

### 6.4 Multi-oscillator (MO)

The main clock of the ST7 can be generated by three different source types coming from the multi-oscillator block:

- An external source
- 4 crystal or ceramic resonator oscillators
- An internal high frequency RC oscillator

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in *Table 7: ST7 clock source on page 33.* Refer to the electrical characteristics section for more details.

**Caution:** The OSC1 and/or OSC2 pins must not be left unconnected. For the purposes of failure mode and effect analysis, it should be noted that if the OSC1 and/or OSC2 pins are left unconnected, the ST7 main oscillator may start and, in this configuration, could generate an f<sub>OSC</sub> clock frequency in excess of the allowed maximum (> 16 MHz), putting the ST7 in an unsafe/undefined state. The product behavior must therefore be considered undefined when the OSC pins are left unconnected.

#### 6.4.1 External clock source

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.

#### 6.4.2 Crystal/ceramic oscillators

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of four oscillators with different frequency ranges has to be made by option byte in order to reduce consumption (refer to *Section 14.2.1: Flash configuration on page 207* for more details on the frequency ranges). In this mode of the multi-oscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

These oscillators are not stopped during the reset phase to avoid losing time in the oscillator start-up phase.


#### 6.4.3 Internal RC oscillator

This oscillator provides a low cost solution for the main clock of the ST7 using only an internal resistor and capacitor. Internal RC oscillator mode has the drawback of a lower frequency accuracy and should not be used in applications that require accurate timing.

In this mode, the two oscillator pins have to be tied to ground.

In order not to exceed the maximum operating frequency, the internal RC oscillator must not be used with the PLL.





#### Table 7. ST7 clock source

### 6.5 Reset sequence manager (RSM)

#### 6.5.1 Introduction

The reset sequence manager includes three reset sources as shown in *Figure 10: Reset block diagram on page 34*:

- External RESET source pulse
- Internal watchdog reset

These sources act on the RESET pin which is always kept low during the delay phase. The reset service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic reset sequence consists of three phases as shown in *Figure 9: Reset sequence* phases on page 34:

- Active phase depending on the reset source
- 256 or 4096 CPU clock cycle delay (selected by option byte)
- Reset vector fetch




**Caution:** When the ST7 is unprogrammed or fully erased, the Flash is blank and the reset vector is not programmed. For this reason, it is recommended to keep the RESET pin in low state until programming mode is entered, in order to avoid unwanted behavior.

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilize and ensures that recovery has taken place from the reset state. The shorter or longer clock cycle delay should be selected by option byte to correspond to the stabilization time of the external oscillator used in the application.

The reset vector fetch phase duration is two clock cycles.


#### Figure 9. Reset sequence phases



#### 6.5.2 Asynchronous external **RESET** pin

The RESET pin is both an input and an open-drain output with integrated R<sub>ON</sub> weak pull-up resistor. This pull-up has no fixed value but varies according to the input voltage. It can be pulled low by external circuitry to reset the device. See *Section 12: Electrical characteristics* on page 173.

A reset signal originating from an external source must have a duration of at least  $t_{h(RSTL)in}$  in order to be recognized (see *Figure 11: Reset sequences on page 35*). This detection is asynchronous and therefore the MCU can enter reset state even in halt mode.





The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.



### 6.5.3 External power-on reset

To start the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until  $V_{DD}$  is over the minimum level specified for the selected  $f_{OSC}$  frequency.

A proper reset signal for a slow rising  $V_{DD}$  supply can generally be provided by an external RC network connected to the RESET pin.

### 6.5.4 Internal watchdog reset

The reset sequence generated by an internal watchdog counter overflow is shown in *Figure 11*.

Starting from the watchdog counter underflow, the device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low during at least  $t_{w(\text{RSTL})out}$ .




Figure 11. Reset sequences



### 7 Interrupts

### 7.1 Introduction

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
  - Up to 4 software programmable nesting levels
  - Up to 16 interrupt vectors fixed by hardware
  - 2 non maskable events: reset, TRAP

This interrupt management is based on:

- Bit 5 and bit 3 of the CPU CC register (I1:0)
- Interrupt software priority registers (ISPRx)
- Fixed interrupt vector addresses located at the high addresses of the memory map (FFE0h to FFFFh) sorted by hardware priority order

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) ST7 interrupt controller.

### 7.2 Masking and processing flow

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see *Table 8: Interrupt software priority levels on page 37*). The processing flow is shown in *Figure 12: Interrupt processing flowchart on page 37* 

When an interrupt request has to be serviced:

- Normal processing is suspended at the end of the current instruction execution
- The PC, X, A and CC registers are saved onto the stack
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to *Table 14: Interrupt mapping on page 47* for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.


Note: As a consequence of the IRET instruction, the I1 and I0 bits are restored from the stack and the program in the previous level resumes.



Interrupt software priority	Level	11	10
Level 0 (main)		1	0
Level 1	Low	0	1
Level 2	 High	0	0
Level 3 (= interrupt disable)	riigii	1	1

#### Table 8. Interrupt software priority levels

### Figure 12. Interrupt processing flowchart




### 7.2.1 Servicing pending interrupts

As several interrupts can be pending at the same time, the interrupt to be taken into account is determined by the following two-step process:

- The highest software priority interrupt is serviced
- If several interrupts have the same software priority then the interrupt with the highest hardware priority is serviced first.

Figure 13 describes this decision process.



### Figure 13. Priority decision process

When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

- Note: 1 The hardware priority is exclusive while the software one is not. This allows the previous process to succeed with only one interrupt.
  - 2 Reset and TRAP can be considered as having the highest software priority in the decision process.

### 7.2.2 Different interrupt vector sources

Two interrupt source types are managed by the ST7 interrupt controller: the non-maskable type (reset, TRAP) and the maskable type (external or from internal peripherals).



### 7.2.3 Non-maskable sources

These sources are processed regardless of the state of the I1 and I0 bits of the CC register (see *Figure 12: Interrupt processing flowchart on page 37*). After stacking the PC, X, A and CC registers (except for reset), the corresponding vector is loaded in the PC register and the I1 and I0 bits of the CC are set to disable interrupts (level 3). These sources allow the processor to exit halt mode.

• TRAP (non maskable software interrupt)

This software interrupt is serviced when the TRAP instruction is executed. It will be serviced according to the flowchart in *Figure 12: Interrupt processing flowchart on page 37*.

Reset

The reset source has the highest priority in the ST7. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority. See *Section 6.5: Reset sequence manager (RSM) on page 33.* 

### 7.2.4 Maskable sources

Maskable interrupt vector sources can be serviced if the corresponding interrupt is enabled and if its own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

• External interrupts

External interrupts allow the processor to exit from halt low power mode. External interrupt sensitivity is software selectable through the external interrupt control register (EICR). An external interrupt triggered on edge is latched and the interrupt request automatically cleared upon entering the interrupt service routine. If several input pins of a group connected to the same interrupt line are selected simultaneously, these are logically ORed.

• Peripheral interrupts

Usually the peripheral interrupts cause the MCU to exit from halt mode except those mentioned in *Table 14: Interrupt mapping on page 47*. A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the peripheral control register. The general sequence for clearing an interrupt is based on an access to the status register followed by a read or write to an associated register.

Note: The clearing sequence resets the internal latch. A pending interrupt (that is, waiting to be serviced) is therefore lost if the clear sequence is executed.



39/220


## 7.3 Interrupts and low power modes


All interrupts allow the processor to exit the wait low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the halt modes (see column 'exit from halt' in *Table 14: Interrupt mapping on page 47*. When several pending interrupts are present while exiting halt mode, the first one serviced can only be an interrupt with exit from halt mode capability and it is selected through the same decision process shown in *Figure 13: Priority decision process on page 38*.

Note: If an interrupt, that is not able to exit from halt mode, is pending with the highest priority when exiting halt mode, this interrupt is serviced after the first one serviced.

### 7.4 Concurrent and nested management


*Figure 14* and *Figure 15: Nested interrupt management on page 41* show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in *Figure 15*. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0. The software priority is given for each interrupt.





#### Figure 14. Concurrent interrupt management





## 7.5 Interrupt registers

### **CPU CC register interrupt bits**

CPU CC					Rese	t value: 111x	(1010 (xAh)
7	6	5	4	3	2	1	0
1		11	Н	10	Ν	Z	С
R/	N	R/W	R/W	R/W	R/W	R/W	R/W

### Table 9. CPU CC register description

Bit	Bit name	Function
5, 3	11, 10	Software interrupt priority These two bits indicate the current interrupt software priority: 10: Interrupt software priority = level 0 (main) 01: Interrupt software priority = level 1 00: Interrupt software priority = level 2 11: Interrupt software priority = level 3 (= interrupt disable <sup>(1)</sup> ) These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx). They can also be set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see <i>Table 11: Dedicated interrupt</i> <i>instruction set on page 43</i> ).

1. TRAP and reset events can interrupt a level 3 program.



ISPR0					Rese	t value: 1111	1111 (FFh)
7	6	5	4	3	2	1	0
l1_3	10_3	l1_2	10_2	l1_1	10_1	l1_0	10_0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ISPR1					Rese	t value: 1111	1111 (FFh)
7	6	5	4	3	2	1	0
l1_7	10_7	l1_6	10_6	l1_5	10_5	l1_4	10_4
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ISPR2					Rese	t value: 1111	1111 (FFh)
ISPR2 7	6	5	4	3	Rese 2	t value: 1111 1	1111 (FFh) 0
	6 I0_11	5  1_10	4 10_10	3  1_9			
7	-	-		-	2	1	0
7 11_11	10_11	l1_10	l0_10	11_9	2 10_9 R/W	1 I1_8	0 10_8 R/W
7 11_11 R/W	10_11	11_10	l0_10	11_9	2 10_9 R/W	1 I1_8 R/W	0 10_8 R/W
7 I1_11 R/W ISPR3	I0_11 R/W	l1_10 R/W	I0_10 R/W	l1_9 R/W	2 I0_9 R/W Rese	1  1_8 R/W t value: 1111	0 10_8 R/W 1111 (FFh)

### Interrupt software priority registers (ISPRX)

These four registers contain the interrupt software priority of each interrupt vector.

- Each interrupt vector (except reset and TRAP) has corresponding bits in the ISPRx registers where its own software priority is stored. This correspondence is shown in *Table 10*.
- Each I1\_x and I0\_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.
- Level 0 cannot be written (I1\_x = 1, I0\_x = 0). In this case, the previously stored value is kept (example, previous = CFh, write = 64h, result = 44h).

Table 10.	ISPRx interrupt vector correspondence
-----------	---------------------------------------

Vector address	ISPRx bits
FFFBh-FFFAh	I1_0 and I0_0 bits*
FFF9h-FFF8h	I1_1 and I0_1 bits
-	-
FFE1h-FFE0h	11_13 and I0_13 bits

The reset, and TRAP vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

**Caution:** If the  $11_x$  and  $10_x$  bits are modified while the interrupt x is executed the following behavior has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).



## 7.6 Interrupt related instructions

Instruction	New description	Function/example	11	н	10	Ν	z	С
HALT	Entering halt mode		1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC	11	н	10	Ν	Z	С
JRM	Jump if I1:0 = 11 (level 3)	11:0 = 11 ?						
JRNM	Jump if I1:0 <> 11	11:0 <> 11 ?						
POP CC	Pop CC from the stack	Mem => CC	11	Н	10	Ν	Ζ	С
RIM	Enable interrupt (level 0 set)	Load 10 in I1:0 of CC	1		0			
SIM	Disable interrupt (level 3 set)	Load 11 in I1:0 of CC	1		1			
TRAP	Software trap	Software NMI	1		1			
WFI	Wait for interrupt		1		0			

### Table 11. Dedicated interrupt instruction set<sup>(1)</sup>

1. During the execution of an interrupt routine, the HALT, POP CC, RIM, SIM and WFI instructions change the current software priority up to the next IRET instruction or one of the previously mentioned instructions.

## 7.7 External interrupts

### 7.7.1 I/O port interrupt sensitivity

The external interrupt sensitivity is controlled by the IPA, IPB and ISxx bits of the EICR register (*Figure 16: External interrupt control bits on page 44*). This control allows up to four fully independent external interrupt source sensitivities.


Each external interrupt source can be generated on four (or five) different events on the pin:

- Falling edge
- Rising edge
- Falling and rising edge
- Falling edge and low level
- Rising edge and high level (only for ei0 and ei2)

To guarantee correct functionality, the sensitivity bits in the EICR register can be modified only when the I1 and I0 bits of the CC register are both set to 1 (level 3). This means that interrupts must be disabled before changing sensitivity.

The pending interrupts are cleared by writing a different value in the ISx[1:0], IPA or IPB bits of the EICR.





### Figure 16. External interrupt control bits

44/220



## 7.8 External interrupt control register (EICR)

EICR					Rese	t value: 000	0 0000 (00h)
7	6	5	4	3	2	1	0
IS1[	1:0]	IPB	IS2	[1:0]	IPA	Res	erved
R/	W	R/W	R/	W	R/W		-

	LIOITICGISIC	
Bit	Bit name	Function
		Interrupt sensitivity (ei2 and ei3)
		The interrupt sensitivity, defined using the IS1[1:0] bits, is applied to the following external interrupts:
		External interrupt ei2 (port B[3:0]):
		00: External interrupt sensitivity = falling edge and low level
		(IPB bit = 0) and rising edge and high level (IPB bit = 1)
		01: External interrupt sensitivity = rising edge only (IPB bit = 0) and falling edge only (IPB bit = 1)
7:6	IS1[1:0]	10: External interrupt sensitivity = falling edge only (IPB bit = 0) and rising edge only (IPB bit = 1)
		11: External interrupt sensitivity = rising and falling edge (IPB bit = 0 and 1)
		External interrupt ei3 (port B[4]):
		00: external interrupt sensitivity = falling edge and low level
		01: external interrupt sensitivity = rising edge only

are both set to 1 (level 3). Interrupt polarity for port B

0: No sensitivity inversion 1: Sensitivity inversion

10: external interrupt sensitivity = falling edge only11: external interrupt sensitivity = rising and falling edge

of the CC register are both set to 1 (level 3).

These 2 bits can be written only when I1 and I0 of the CC register

This bit is used to invert the sensitivity of the port B [3:0] external interrupts. It can be set and cleared by software only when I1 and I0

### Table 12. EICR register description



5

IPB

Bit	Bit name	Function
4:3	IS2[1:0]	<ul> <li>Interrupt sensitivity (ei0 and ei1)</li> <li>The interrupt sensitivity, defined using the IS2[1:0] bits, is applied to the following external interrupts:</li> <li>External interrupt ei0 (port A[3]):</li> <li>00: External interrupt sensitivity = falling edge and low level (IPA bit = 0) and rising edge and high level (IPA bit = 1)</li> <li>01: External interrupt sensitivity = rising edge only (IPA bit = 0) and falling edge only (IPA bit = 1)</li> <li>10: External interrupt sensitivity = falling edge only (IPA bit = 0) and rising edge only (IPA bit = 1)</li> <li>11: External interrupt sensitivity = rising and falling edge (IPA bit = 0 and 1)</li> <li>External interrupt ei1 port ([F2:0]):</li> <li>00: External interrupt sensitivity = rising edge only</li> <li>10: External interrupt sensitivity = falling edge and low level</li> <li>01: External interrupt sensitivity = rising and falling edge (IPA bit = 0 and 1)</li> <li>External interrupt sensitivity = rising edge only</li> <li>10: External interrupt sensitivity = rising edge only</li> <li>11: External interrupt sensitivity = rising and falling edge</li> <li>These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).</li> </ul>
2	IPA	<ul> <li>Interrupt polarity for port A</li> <li>This bit is used to invert the sensitivity of the port A[3] external interrupts. It can be set and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3).</li> <li>0: No sensitivity inversion</li> <li>1: Sensitivity inversion</li> </ul>
1:0	-	Reserved, must always be kept cleared

### Table 12. EICR register description (continued)

46/220



## 7.9 Nested interrupts register map and reset value

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
		e	ei1	e	iO	MCC	+ SI		
0024h	ISPR0 Reset value	l1_3 1	10_3 1	l1_2 1	10_2 1	1_1 1	10_1 1	1	1
		S	PI			ei	3	е	i2
0025h	ISPR1 Reset value	l1_7 1	10_7 1	l1_6 1	10_6 1	l1_5 1	10_5 1	11_4 1	10_4 1
				S	CI	Tim	er B	Tim	er A
0026h	ISPR2 Reset value	1	1	11_10 1	10_10 1	l1_9 1	10_9 1	l1_8 1	10_8 1
0027h	ISPR3 Reset value	1	1	1	1	1_13 1	10_13 1	l1_12 1	10_12 1
0028h	EICR Reset value	IS11 0	IS10 0	IPB 0	IS21 0	IS20 0	IPA 0	0	0

Table 13. Nested interrupts register map and reset values

## 7.10 Interrupt mapping

Table 14.	Interrupt mapping
-----------	-------------------

No.	Source block	Description	Register label	Priority order	Exit from halt	Exit from active halt	Address vector	
	Reset	Reset	N/A	Higher	Yes	Yes	FFFEh-FFFFh	
	TRAP	Software interrupt	N/A	priority	No	No	FFFCh-FFFDh	
0		Not used			-	-	FFFAh-FFFBh	
1	MCC/RTC	Main clock controller time base interrupt	MCCSR		No	Yes	FFF8h-FFF9h	
2	ei0	External interrupt port A[3:0]			Yes	Yes	FFF6h-FFF7h	
3	ei1	External interrupt port F[2:0]	N/A		Yes	Yes	FFF4h-FFF5h	
4	ei2	External interrupt port B[3:0]		11/7 (		Yes	Yes	FFF2h-FFF3h
5	ei3	External interrupt port B[7:4]			Yes	Yes	FFF0h-FFF1h	
6		Not used			-	-	FFEEh-FFEFh	
7	SPI	SPI peripheral interrupts	SPICSR		Yes	Yes	FFECh-FFEDh	
8	Timer A	Timer A peripheral interrupts	TASR	↓	No	No	FFEAh-FFEBh	
9	Timer B	Timer B peripheral interrupts	TBSR		No	No	FFE8h-FFE9h	
10	SCI	SCI peripheral interrupts	SCISR	Lower priority	No	No	FFE6h-FFE7h	

## 8 Power saving modes

### 8.1 Introduction

To give a large measure of flexibility to the application in terms of power consumption, four main power saving modes are implemented in the ST7 (see *Figure 17*): Slow, wait (slow wait), active halt and halt.

After a reset the normal operating mode is selected by default (run mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 ( $f_{OSC2}$ ).

From run mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.




Figure 17. Power saving mode transitions

### 8.2 Slow mode

This mode has two targets:

- To reduce power consumption by decreasing the internal clock in the device
- To adapt the internal clock frequency (f<sub>CPU</sub>) to the available supply voltage


Slow mode is controlled by three bits in the MCCSR register: The SMS bit which enables or disables slow mode and two CPx bits which select the internal slow frequency ( $f_{CPU}$ ).

In this mode, the master clock frequency ( $f_{OSC2}$ ) can be divided by 2, 4, 8 or 16. The CPU and peripherals are clocked at this lower frequency ( $f_{CPU}$ ).

Note: Slow wait mode is activated when entering the wait mode while the device is already in slow mode.

48/220







### 8.3 Wait mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During wait mode, the I[1:0] bits of the CC register are forced to '10', to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in wait mode until an interrupt or reset occurs, whereupon the program counter branches to the starting address of the interrupt or reset service routine. The MCU remains in Wait mode until a reset or an interrupt occurs, causing it to wake up.

Refer to Figure 19: Wait mode flowchart on page 50.

57




Figure 19. Wait mode flowchart

 Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

## 8.4 Active halt and halt modes

Active halt and halt modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in Active halt or halt mode is given by the MCC/RTC interrupt enable flag (OIE bit in MCCSR register).

Table 15.	Active halt and halt power saving modes

MCCSR OIE bit	Power saving mode entered when HALT instruction is executed
0	Halt mode
1	Active halt mode

### 8.4.1 Active halt mode

Active halt mode is one of the lowest power consumption modes of the MCU with a real-time clock available. It is entered by executing the 'HALT' instruction when the OIE bit of the main clock controller status register (MCCSR) is set (see Section 10.2: Main clock controller with real-time clock and beeper (MCC/RTC) on page 67 for more details on the MCCSR register).

The MCU can exit active halt mode on reception of either an MCC/RTC interrupt, a specific interrupt (see *Table 14: Interrupt mapping on page 47*) or a reset. When exiting active halt mode by means of an interrupt, no 256 or 4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 21: Active halt mode flowchart on page 52*).

When entering active halt mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In active halt mode, only the main oscillator and its associated counter (MCC/RTC) are running to keep a wake up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).

The safeguard against staying locked in active halt mode is provided by the oscillator interrupt.

- Note: As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set), entering active halt mode while the watchdog is active does not generate a reset. This means that the device cannot spend more than a defined delay in this power saving mode.
- **Caution:** When exiting active halt mode following an interrupt, the OIE bit of MCCSR register must not be cleared before  $t_{DELAY}$  after the interrupt occurs ( $t_{DELAY}$  = 256 or 4096  $t_{CPU}$  delay depending on option byte). Otherwise, the ST7 enters halt mode for the remaining  $t_{DELAY}$  period.




Figure 20. Active halt timing overview

1. This delay occurs only if the MCU exits active halt mode by means of a reset




Figure 21. Active halt mode flowchart

- 1. Peripheral clocked with an external clock source can still be active
- 2. Only the MCC/RTC interrupt and some specific interrupts can exit the MCU from active halt mode (such as external interrupt). Refer to *Table 14: Interrupt mapping on page 47* for more details.
- Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped.

### 8.4.2 Halt mode

The halt mode is the lowest power consumption modes of the MCU. It is entered by executing the 'HALT' instruction when the OIE bit of the main clock controller status register (MCCSR) is cleared (see *Section 10.2: Main clock controller with real-time clock and beeper (MCC/RTC) on page 67* for more details on the MCCSR register).

The MCU can exit halt mode on reception of either a specific interrupt (see *Table 14*) or a reset. When exiting halt mode by means of a reset or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 23: Halt mode flowchart on page 54*).


When entering halt mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In halt mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. Peripherals are not clocked except those which get their clock supply from another clock generator (such as an external or auxiliary oscillator).



The compatibility of watchdog operation with halt mode is configured by the 'WDGHALT' option bit of the option byte. The HALT instruction when executed while the watchdog system is enabled, can generate a watchdog reset (see *Section 14.2.1: Flash configuration on page 207*) for more details.










Figure 23. Halt mode flowchart

1. WDGHALT is an option bit. See Section 14.2.1: Flash configuration on page 207 for more details.

- 2. Peripherals clocked with an external clock source can still be active.
- 3. Only some specific interrupts can exit the MCU from halt mode (such as external interrupt). Refer to Table 14: Interrupt mapping on page 47 for more details.
- Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are 4. set to the current software priority level of the interrupt routine and recovered when the CC register is popped.



#### Halt mode recommendations

- Make sure that an external event is available to wake up the microcontroller from halt mode
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as 'input pull-up with interrupt' before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0 x 8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0 x 8E from memory. For example, avoid defining a constant in ROM with the value 0 x 8E.
- As the HALT instruction clears the interrupt mask in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake up event (reset or external interrupt).



## 9 I/O ports

### 9.1 Introduction

The I/O ports offer different functional modes:

- Transfer of data through digital inputs and outputs
- For specific pins they offer the following:
- External interrupt generation
- Alternate signal input/output for the on-chip peripherals

An I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

## 9.2 Functional description

Each port has two main registers:

- Data register (DR)
- Data direction register (DDR)

Each port also has one optional register:

• Option register (OR)

Each I/O pin may be programmed using the corresponding register bits in the DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

The following description takes into account the OR register, (for specific ports which do not provide this register refer to *Section 9.3: I/O port implementation on page 60*). The generic I/O block diagram is shown in *Figure 24: I/O port general block diagram on page 58*.

### 9.2.1 Input modes

The input configuration is selected by clearing the corresponding DDR register bit. In this case, reading the DR register returns the digital value applied to the external I/O pin. Different input modes can be selected by software through the OR register.

Note: 1 Writing the DR register modifies the latch value but does not affect the pin status.

- 2 When switching from input to output mode, the DR register has to be written first to drive the correct level on the pin as soon as the port is configured as an output.
- 3 Do not use read/modify/write instructions (BSET or BRES) to modify the DR register as this might corrupt the DR content for I/Os configured as input.



### **External interrupt function**

When an I/O is configured as input with interrupt, an event on this I/O can generate an external interrupt request to the CPU.

Each pin can independently generate an interrupt request. The interrupt sensitivity is independently programmable using the sensitivity bits in the EICR register.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see Section 2: Package pinout and pin description on page 15 and Section 7: Interrupts on page 36). If several input pins are selected simultaneously as interrupt sources, these are first detected according to the sensitivity bits in the EICR register and then logically ORed.

The external interrupts are hardware interrupts, which means that the request latch (not accessible directly by the application) is automatically cleared when the corresponding interrupt vector is fetched. To clear an unwanted pending interrupt by software, the sensitivity bits in the EICR register must be modified.

### 9.2.2 Output modes

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register: Output push-pull and open-drain.

See *Table 16* for the DR register value and output pin status.

DR	Push-pull	Open-drain
0	V <sub>SS</sub>	V <sub>SS</sub>
1	V <sub>DD</sub>	Floating

#### Table 16. DR register value and output pin status

### 9.2.3 Alternate functions


When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming.

When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin must be configured in input mode. In this case, the pin state is also digitally readable by addressing the DR register.

Note: Input pull-up configuration can cause unexpected value at the input of the alternate peripheral input. When an on-chip peripheral uses a pin as input and output, this pin has to be configured in input floating mode.





### Figure 24. I/O port general block diagram

#### Table 17. I/O port mode options

Configuration mode		Bullum	P-buffer	Diodes	
		Pull-up	r-bullet	to V <sub>DD</sub>	to V <sub>SS</sub>
Floating with/without interrupt		Off <sup>(1)</sup>	Off <sup>(1)</sup>		
Input	Pull-up with/without interrupt	On <sup>(2)</sup>		On <sup>(2)</sup>	
	Push-pull	Off <sup>(1)</sup>	On <sup>(2)</sup>	UII <sup>®</sup>	On <sup>(2)</sup>
Output	Open drain (logic level)		Off <sup>(1)</sup>		
	True open drain	NI <sup>(3)</sup>	NI <sup>(3)</sup>	NI <sup>(4)</sup>	


1. Implemented not activated

2. Implemented and activated

3. Not implemented

 The diode to V<sub>DD</sub> is not implemented in the true open drain pads. A local protection between the pad and V<sub>SS</sub> is implemented to protect the device against positive stress.





#### Table 18. I/O port configurations

1. When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register reads the alternate function output status.

2. When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

**Caution:** The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.



### Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.


Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

### 9.3 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific features of the I/O port such as ADC input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in *Figure 25* Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation. The I/O port register configurations are summarized in *Table 19: Port register configurations on page 61*.







Port	Pin name	Input (	DDR = 0)	Output	(DDR = 1)
FOIL	Fininanie	OR = 0	OR = 1	OR = 0	OR = 1
	PA[7:6]	Flo	pating	True op	en-drain
Port A	PA[5:4]		Pull-up		
	PA[3]		Floating interrupt		
	PB[3]		Floating interrupt		
Port B	PB[4] PB[2:0]		Pull-up interrupt		
Port C	PC[7:0]	Floating		Open drain	Push-pull
Port D	PD[5:0]	5:0]			
Port E	PE[1:0]		Pull-up		
Port F	PF[7:6] PF[4]				
	PF[2:0]		Pull-up interrupt		

Table 19. Port register configurations

## 9.4 Low power modes

Table 20. Effect of low power modes on I/O ports

Mode	Description			
Wait	No effect on I/O ports. External interrupts cause the device to exit from wait mode.			
Halt	No effect on I/O ports. External interrupts cause the device to exit from halt mode.			

## 9.5 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

 Table 21.
 I/O interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from wait	Exit from halt
External interrupt on selected external event	-	DDRx ORx	Yes	Yes



	port register ma				1	1	1		
Address (Hex.)	Register label	7	6	5	4	3	2	1	0
Reset value of all	I/O port registers	0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								
0003h	PBDR								
0004h	PBDDR	MSB							LSB
0005h	PBOR								
0006h	PCDR								
0007h	PCDDR	MSB							LSB
0008h	PCOR								
0009h	PDDR								
000Ah	PDDDR	MSB							LSB
000Bh	PDOR								
000Ch	PEDR								
000Dh	PEDDR	MSB							LSB
000Eh	PEOR								
000Fh	PFDR								
0010h	PFDDR	MSB							LSB
0011h	PFOR								

Table 22. I/O port register map and reset values



## 10 On-chip peripherals

### 10.1 Watchdog timer (WDG)

### 10.1.1 Introduction

The watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

### 10.1.2 Main features

- Programmable free-running downcounter
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Optional reset on HALT instruction (configurable by option byte)
- Hardware watchdog selectable by option byte

### 10.1.3 Functional description

The counter value stored in the watchdog control register (WDGCR bits T[6:0]), is decremented every 16384  $f_{OSC2}$  cycles (approx.), and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 is cleared), it initiates a reset cycle pulling the  $\overrightarrow{\text{RESET}}$  pin low for typically 30µs.

The application program must write in the WDGCR register at regular intervals during normal operation to prevent an MCU reset. This downcounter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the WDGCR register must be between FFh and C0h:

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset (see *Figure 27: Approximate timeout duration on page 64*). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see *Figure 28: Exact timeout duration (tmin and tmax) on page 65*).

Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.


The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction generates a reset.



57

Figure 26. Watchdog block diagram



### 10.1.4 How to program the watchdog timeout

*Figure 27* shows the linear relationship between the 6-bit value to be loaded in the watchdog counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If more precision is needed, use the formulae in *Figure 28: Exact timeout duration (tmin and tmax) on page 65.* 

**Caution:** When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.




Figure 27. Approximate timeout duration

## Figure 28. Exact timeout duration ( $t_{min}$ and $t_{max}$ )

#### Where:

 $t_{min0} = (LSB + 128) \times 64 \times t_{OSC2}$ 

t<sub>max0</sub> = 16384 x t<sub>OSC2</sub>

 $t_{OSC2}$  = 125ns if  $f_{OSC2}$  = 8 MHz

CNT = value of T[5:0] bits in the WDGCR register (6 bits)

MSB and LSB are values from the table below depending on the timebase selected by the TB[1:0] bits in the MCCSR register.

TB1 bit (MCCSR reg.)	TB0 bit (MCCSR reg.)	Selected MCCSR timebase	MSB	LSB
0	0	2ms	4	59
0	1	4ms	8	53
1	0	10ms	20	35
1	1	25ms	49	54

To calculate the minimum watchdog timeout ( $t_{min}$ ):

If CNT <  $\left[\frac{MSB}{4}\right]$  Then  $t_{min} = t_{min0} + 16384 \times CNT \times t_{osc2}$ 

$$\mathsf{Else}_{\mathsf{t}_{\mathsf{min}}} = \mathsf{t}_{\mathsf{min0}} + \left[ \mathsf{16384} \times \left( \mathsf{CNT} - \left[ \frac{\mathsf{4CNT}}{\mathsf{MSB}} \right] \right) + (\mathsf{192} + \mathsf{LSB}) \times \mathsf{64} \times \left[ \frac{\mathsf{4CNT}}{\mathsf{MSB}} \right] \right] \times \mathsf{t}_{\mathsf{osc2}}$$

To calculate the maximum watchdog timeout ( $t_{max}$ ):

If  $CNT \leq \left[\frac{MSB}{4}\right]$  Then  $t_{max} = t_{max0} + 16384 \times CNT \times t_{osc2}$ 

$$\textbf{Else} \ \textbf{t}_{max} = \textbf{t}_{max0} + \left[ 16384 \times \left( \text{CNT} - \left[ \frac{4\text{CNT}}{\text{MSB}} \right] \right) + (192 + \text{LSB}) \times 64 \times \left[ \frac{4\text{CNT}}{\text{MSB}} \right] \right] \times \textbf{t}_{osc2}$$

**Note:** In the above formulae, division results must be rounded down to the next integer value. **Example:** with 2ms timeout selected in MCCSR register

Value of T[5:0] bits in WDGCR register (Hex.)	Min. watchdog timeout (ms) t <sub>min</sub>	Max. watchdog timeout (ms) t <sub>max</sub>		
00	1.496	2.048		
3F	128	128.552		

57

### 10.1.5 Low power modes

Mode		Description						
Slow	No effect on	No effect on watchdog						
Wait	No effect on	No effect on watchdog						
	OIE bit in MCCSR register	WDGHALT bit in option byte						
Halt	0	0	No watchdog reset is generated. The MCU enters halt mode. The watchdog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external interrupt or a reset. If an external interrupt is received, the watchdog restarts counting after 256 or 4096 CPU clocks. If a reset is generated, the watchdog is disabled (reset state) unless hardware watchdog is selected by option byte. For application recommendations see <i>Section 10.1.7</i> below.					
	0 1		A reset is generated.					
	1 x	No reset is generated. The MCU enters active halt mode. The watchdog counter is not decremented. It stops counting. When the MCU receives an oscillator interrupt or external interrupt, the watchdog restarts counting immediately. When the MCU receives a reset the watchdog restarts counting after 256 or 4096 CPU clocks.						

Table 23.Effect of low power modes on watchdog timer

### 10.1.6 Hardware watchdog option

If hardware watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to *Section 14.2.1: Flash configuration on page 207*.

### 10.1.7 Using halt mode with the WDG (WDGHALT option)

The following recommendation applies if halt mode is used when the watchdog is enabled:

Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.

### 10.1.8 Interrupts

None

66/220



### 10.1.9 Control register (WDGCR)

WDGCR					Rese	t value: 0111	1111 (7Fh)
7	6	5	4	3	2	1	0
WDGA				T[6:0]			
R/W				R/W			

#### Table 24.WDGCR register description

Bit	Bit name	Function
7	WDGA	Activation bit <sup>(1)</sup> This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset. 0: Watchdog disabled 1: Watchdog enabled
6:0	T[6:0]	<ul> <li>7-bit counter (MSB to LSB)</li> <li>These bits contain the value of the watchdog counter. They are decremented every 16384 f<sub>OSC2</sub> cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh (T6 is cleared).</li> </ul>

1. The WDGA bit is not used if the hardware watchdog option is enabled by option byte.

### 10.1.10 Watchdog timer register map and reset values

#### Table 25. Watchdog timer register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
002Ah	WDGCR	WDGA	Т6	T5	T4	Т3	T2	T1	Т0
	Reset value	0	1	1	1	1	1	1	1

## 10.2 Main clock controller with real-time clock and beeper (MCC/RTC)

The main clock controller consists of three different functions:

- A programmable CPU clock prescaler
- A clock-out signal to supply external devices
- A real-time clock timer with interrupt capability

Each function can be used independently and simultaneously.

### 10.2.1 Programmable CPU clock prescaler

The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal peripherals. It manages Slow power saving mode (see *Section 8.2: Slow mode on page 48* for more details).

The prescaler selects the  $f_{CPU}$  main clock frequency and is controlled by three bits in the MCCSR register: CP[1:0] and SMS.



67/220

### 10.2.2 Clock-out capability

The clock-out capability is an alternate function of an I/O port pin that outputs a  $f_{OSC2}$  clock to drive external devices. It is controlled by the MCO bit in the MCCSR register.

Caution: When selected, the clock out pin suspends the clock during active halt mode.

### 10.2.3 Real-time clock timer (RTC)

The counter of the real-time clock timer allows an interrupt to be generated based on an accurate real-time clock. Four different time bases depending directly on  $f_{OSC2}$  are available. The whole functionality is controlled by four bits of the MCCSR register: TB[1:0], OIE and OIF.

When the RTC interrupt is enabled (OIE bit set), the ST7 enters active halt mode when the HALT instruction is executed. See *Section 8.4: Active halt and halt modes on page 50* for more details.

### 10.2.4 Beeper

The beep function is controlled by the MCCBCR register. It can output three selectable frequencies on the BEEP pin (I/O port alternate function).




Figure 29. Main clock controller (MCC/RTC) block diagram

### 10.2.5 Low power modes

Table 26. Effect of low power modes on MCC/RTC

Mode	Description
Wait	No effect on MCC/RTC peripheral. MCC/RTC interrupt causes the device to exit from wait mode.
Active Halt	No effect on MCC/RTC counter (OIE bit is set), the registers are frozen. MCC/RTC interrupt causes the device to exit from active halt mode.
Halt	MCC/RTC counter and registers are frozen. MCC/RTC operation resumes when the MCU is woken up by an interrupt with 'exit from halt' capability.

### 10.2.6 Interrupts

The MCC/RTC interrupt event generates an interrupt if the OIE bit of the MCCSR register is set and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt event	Event flag	Enable control bit	Exit from wait	Exit from halt
Time base overflow event	OIF	OIE	Yes	No <sup>(1)</sup>

1. The MCC/RTC interrupt wakes up the MCU from Active Halt mode, not from Halt mode



#### 10.2.7 **MCC/RTC registers**

### MCC control/status register (MCCSR)

MCCSR					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
MCO	CP[1:0]		SMS	TB[1:0]		OIE	OIF
R/W	R/	W	R/W	R/	Ŵ	R/W	R/W

Table	28.	- 1
-------	-----	-----

### MCCSR register description

Bit	Bit name	Function
7	МСО	<ul> <li>Main clock out selection</li> <li>This bit enables the MCO alternate function on the PF0 I/O port. It is set and cleared by software.</li> <li>0: MCO alternate function disabled (I/O pin free for general-purpose I/O)</li> <li>1: MCO alternate function enabled (f<sub>CPU</sub> on I/O port)</li> <li>Note: To reduce power consumption, the MCO function is not active in active halt mode.</li> </ul>
6:5	CP[1:0]	CPU clock prescaler These bits select the CPU clock prescaler which is applied in the different slow modes. Their action is conditioned by the setting of the SMS bit. These two bits are set and cleared by software. 00: $f_{CPU}$ in slow mode = $f_{OSC2}/2$ 01: $f_{CPU}$ in slow mode = $f_{OSC2}/4$ 10: $f_{CPU}$ in slow mode = $f_{OSC2}/8$ 11: $f_{CPU}$ in slow mode = $f_{OSC2}/16$
4	SMS	<ul> <li>Slow mode select</li> <li>This bit is set and cleared by software.</li> <li>0: Normal mode, f<sub>CPU</sub> = f<sub>OSC2</sub></li> <li>1: Slow mode, f<sub>CPU</sub> is given by CP1, CP0; see Section 8.2: Slow mode on page 48 and Section 10.2: Main clock controller with real-time clock and beeper (MCC/RTC) on page 67 for more details.</li> </ul>
3:2	TB[1:0]	<ul> <li>Time base control</li> <li>These bits select the programmable divider time base. They are set and cleared by software:</li> <li>00: Time base (for counter prescaler 16000) = 4ms (f<sub>OSC2</sub> = 4 MHz) and 2ms (f<sub>OSC2</sub> = 8 MHz)</li> <li>01: Time base (for counter prescaler 32000) = 8ms (f<sub>OSC2</sub> = 4 MHz) and 4ms (f<sub>OSC2</sub> = 8 MHz)</li> <li>10: Time base (for counter prescaler 80000) = 20ms (f<sub>OSC2</sub> = 4 MHz) and 10ms (f<sub>OSC2</sub> = 8 MHz)</li> <li>11: Time base (for counter prescaler 200000) = 50ms (f<sub>OSC2</sub> = 4 MHz) and 25ms (f<sub>OSC2</sub> = 8 MHz)</li> <li>A modification of the time base is taken into account at the end of the current period (previously set) to avoid an unwanted time shift. This allows use of this time base as a real-time clock.</li> </ul>



Bit	Bit name	Function
1	OIE	Oscillator interrupt enable This bit set and cleared by software. 0: Oscillator interrupt disabled 1: Oscillator interrupt enabled This interrupt can be used to exit from active halt mode. When this bit is set, calling the ST7 software HALT instruction enters the active halt power saving mode.
0	OIF	Oscillator interrupt flag This bit is set by hardware and cleared by software reading the MCCSR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0). 0: Timeout not reached 1: Timeout reached <b>Caution:</b> The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.

### Table 28. MCCSR register description (continued)

### MCC beep control register (MCCBCR)

MCCBCR					Rese	t value: 000	0 0000 (00h)
7	6	5	4	3	2	1	0
		Rese	erved			BC	[1:0]
			-			R	/W

### Table 29. MCCBCR register description

Bit	Bit name	Function
7:2	-	Reserved, must be kept cleared.
1:0	BC[1:0]	<ul> <li>Beep control</li> <li>These 2 bits select the PF1 pin beep capability:</li> <li>00: Beep mode (with f<sub>OSC2</sub> = 8 MHz) = off</li> <li>01: Beep mode (with f<sub>OSC2</sub> = 8 MHz) = ~2 kHz (output beep signal ~ 50% duty cycle)</li> <li>10: Beep mode (with f<sub>OSC2</sub> = 8 MHz) = ~1 kHz (output beep signal ~ 50% duty cycle)</li> <li>11: beep mode (with f<sub>OSC2</sub> = 8 MHz) = ~500 Hz (output beep signal ~ 50% duty cycle)</li> <li>The beep output signal is available in active halt mode but has to be disabled to reduce the consumption.</li> </ul>

57

### 10.2.8 MCC register map and reset values

Table 30. Main clock controller register map and reset values	Table 30.	Main clock controller register map and reset values
---	-----------	---

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
002Ch	MCCSR Reset value	MCO 0	CP1 0	CP0 0	SMS 0	TB1 0	ТВ0 0	OIE 0	OIF 0
002Dh	MCCBCR Reset value	0	0	0	0	0	0	BC1 0	BC0 0

## 10.3 PWM auto-reload timer (ART)

### 10.3.1 Introduction

The pulse width modulated auto-reload timer on-chip peripheral consists of an 8-bit autoreload counter with compare/capture capabilities and of a 7-bit prescaler clock source.

These resources allow five possible operating modes:

- Generation of up to 4 independent PWM signals
- Output compare and time base interrupt
- Up to two input capture functions
- External event detector
- Up to two external interrupt sources

The three first modes can be used together with a single counter frequency.

The timer can be used to wake up the MCU from wait and halt modes.






Figure 30. PWM auto-reload timer block diagram

### 10.3.2 Functional description

#### Counter

The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every rising edge of the clock signal.

It is possible to read or write the contents of the counter on the fly by reading or writing the counter access register (ARTCAR).

When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARTARR register (the prescaler is not affected).

### Counter clock and prescaler

The counter clock frequency is given by:

 $f_{COUNTER} = f_{INPUT}/2^{CC[2:0]}$ 

The timer counter's input clock ( $f_{INPUT}$ ) feeds the 7-bit programmable prescaler, which selects one of the 8 available taps of the prescaler, as defined by CC[2:0] bits in the



73/220

control/status register (ARTCSR). Thus the division factor of the prescaler can be set to  $2^{n}$  (where n = 0, 1,..7).

This  $f_{INPUT}$  frequency source is selected through the EXCL bit of the ARTCSR register and can be either the  $f_{CPU}$  or an external input frequency  $f_{EXT}$ .

The clock input to the counter is enabled by the TCE (timer counter enable) bit in the ARTCSR register. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source.

#### Counter and prescaler initialization

After reset, the counter and the prescaler are cleared and  $f_{INPUT} = f_{CPU}$ .

The counter can be initialized by:

- Writing to the ARTARR register and then setting the FCRL (force counter reload) and the TCE (timer counter enable) bits in the ARTCSR register
- Writing to the ARTCAR counter access register


In both cases the 7-bit prescaler is also cleared, whereupon counting will start from a known value.

Direct access to the prescaler is not possible.

#### **Output compare control**

The timer compare function is based on four different comparisons with the counter (one for each PWMx output). Each comparison is made between the counter value and an output compare register (OCRx) value. This OCRx register cannot be accessed directly, it is loaded from the duty cycle register (PWMDCRx) at each overflow of the counter.

This double buffering method avoids glitch generation when changing the duty cycle on the fly.



#### Figure 31. Output compare control

74/220

### Independent PWM signal generation

This mode allows up to four pulse width modulated signals to be generated on the PWMx output pins with minimum core processing overhead. This function is stopped during halt mode.

Each PWMx output signal can be selected independently using the corresponding OEx bit in the PWM control register (PWMCR). When this bit is set, the corresponding I/O pin is configured as output push-pull alternate function.

The PWM signals all have the same frequency which is controlled by the counter period and the ARTARR register value.

$$f_{PWM} = f_{COUNTER} / (256 - ARTARR)$$


When a counter overflow occurs, the PWMx pin level is changed depending on the corresponding OPx (output polarity) bit in the PWMCR register. When the counter reaches the value contained in one of the output compare register (OCRx) the corresponding PWMx pin level is restored.

It should be noted that the reload values also affect the value and the resolution of the duty cycle of the PWM output signal. To obtain a signal on a PWMx pin, the contents of the OCRx register must be greater than the contents of the ARTARR register.

The maximum available resolution for the PWMx duty cycle is:

Resolution = 1/(256 - ARTARR)

Note: To get the maximum resolution (1/256), the ARTARR register must be 0. With this maximum resolution, 0% and 100% can be obtained by changing the polarity.



#### Figure 32. PWM auto-reload timer function




Figure 33. PWM signal from 0% to 100% duty cycle

### Output compare and time base interrupt

On overflow, the OVF flag of the ARTCSR register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OIE, in the ARTCSR register, is set. The OVF flag must be reset by the user software. This interrupt can be used as a time base in the application.


### External clock and event detector mode

Using the  $f_{EXT}$  external prescaler input clock, the auto-reload timer can be used as an external clock event detector. In this mode, the ARTARR register is used to select the  $n_{EVENT}$  number of events to be counted before setting the OVF flag.

$$n_{EVENT} = 256 - ARTARR$$

**Caution:** The external clock function is not available in halt mode. If halt mode is used in the application, prior to executing the HALT instruction, the counter must be disabled by clearing the TCE bit in the ARTCSR register to avoid spurious counter increments.

Figure 34. External event detector example (3 counts)



#### Input capture function

This mode allows the measurement of external signal pulse widths through ARTICRx registers.

Each input capture can generate an interrupt independently on a selected input signal transition. This event is flagged by a set of the corresponding CFx bits of the input capture control/status register (ARTICCSR).

These input capture interrupts are enabled through the CIEx bits of the ARTICCSR register.

The active transition (falling or rising edge) is software programmable through the CSx bits of the ARTICCSR register.

The read only input capture registers (ARTICRx) are used to latch the auto-reload counter value when a transition is detected on the ARTICx pin (CFx bit set in ARTICCSR register). After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source.

Note: After a capture detection, data transfer in the ARTICRx register is inhibited until it is read (clearing the CFx bit).

The timer interrupt remains pending while the CFx flag is set when the interrupt is enabled (CIEx bit set). This means that the ARTICRx register has to be read at each capture event to clear the CFx flag.

The timing resolution is given by auto-reload counter cycle time (1/f<sub>COUNTER</sub>).

Note: During halt mode, if both the input capture and the external clock are enabled, the ARTICRx register value is not guaranteed if the input capture pin and the external clock change simultaneously.


#### External interrupt capability

This mode allows the input capture capabilities to be used as external interrupt sources. The interrupts are generated on the edge of the ARTICx signal.

The edge sensitivity of the external interrupts is programmable (CSx bit of ARTICCSR register) and they are independently enabled through CIEx bits of the ARTICCSR register. After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source.

During halt mode, the external interrupts can be used to wake up the microcontroller (if the CIEx bit is set).





77/220

### 10.3.3 ART registers

### Control/status register (ARTCSR)

ARTCSR					Rese	t value: 0000	0000 (00h) 0000
7	6	5	4	3	2	1	0
EXCL	CC[2:0]		TCE	FCRL	OIE	OVF	
R/W		R/W		R/W	R/W	R/W	R/W

Table 31.	ARTCSR	register	description
-----------	--------	----------	-------------

Bit	Name	Function			
7	EXCL	External clock This bit is set and cleared by software. It selects the input clock for the 7-bit prescaler. 0: CPU clock 1: External clock			
6:4	CC[2:0]	<i>Counter clock control</i> These bits are set and cleared by software. They determine the prescaler division ratio from f <sub>INPUT</sub> (see <i>Table 32 on page 79</i> ).			
3	TCE	<ul> <li><i>Timer counter enable</i></li> <li>This bit is set and cleared by software. It puts the timer in the lowest power consumption mode.</li> <li>0: Counter stopped (prescaler and counter frozen)</li> <li>1: Counter running</li> </ul>			
2	FCRL	<i>Force counter reload</i> This bit is write-only and any attempt to read it will yield a logical zero. When set, it causes the contents of ARTARR register to be loaded into the counter, and the content of the prescaler register to be cleared in order to initialize the timer before starting to count.			
1	OIE	Overflow interrupt enable This bit is set and cleared by software. It allows to enable/disable the interrupt which is generated when the OVF bit is set. 0: Overflow Interrupt disable 1: Overflow Interrupt enable			
0	OVF	Overflow flag This bit is set by hardware and cleared by software reading the ARTCSR register. It indicates the transition of the counter from FFh to the ARTARR value. 0: New transition not yet reached 1: Transition reached			



fcounter	With f <sub>INPUT</sub> = 8 MHz	CC2	CC1	CC0
finput	8 MHz	0	0	0
f <sub>INPUT</sub> /2	4 MHz	0	0	1
f <sub>INPUT</sub> /4	2 MHz	0	1	0
f <sub>INPUT</sub> /8	1 MHz	0	1	1
f <sub>INPUT</sub> /16	500 kHz	1	0	0
f <sub>INPUT</sub> /32	250 kHz	1	0	1
f <sub>INPUT</sub> /64	125 kHz	1	1	0
f <sub>INPUT</sub> /128	62.5 kHz	1	1	1

 Table 32.
 Prescaler selection for ART

### **Counter access register (ARTCAR)**

ARTCAR					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
	CA[7:0]						

### Table 33. ARTCAR register description

в	it	Name	Function
7:	0	CA[7:0]	Counter access data These bits can be set and cleared either by hardware or by software. The ARTCAR register is used to read or write the auto-reload counter 'on the fly' (while it is counting).

### Auto-reload register (ARTARR)

ARTARR					Rese	et value: 0000	0000 (00h) 0000
7	6	5	4	3	2	1	0
	AR[7:0]						
R/W							

#### Table 34. ARTAAR register description

Bit	Name	Function
7:0	AR[7:0]	Counter auto-reload data These bits are set and cleared by software. They are used to hold the auto-reload value which is automatically loaded in the counter when an overflow occurs. At the same time, the PWM output levels are changed according to the corresponding OPx bit in the PWMCR register.

This register has two PWM management functions:

- Adjusting the PWM frequency
- Setting the PWM duty cycle resolution



79/220

ARTARR value	Resolution	f <sub>PWM</sub>		
	Value	Min	Мах	
0	8-bit	~0.244 kHz	31.25 kHz	
[ 0127 ]	> 7-bit	~0.244 kHz	62.5 kHz	
[ 128191 ]	> 6-bit	~0.488 kHz	125 kHz	
[ 192223 ]	> 5-bit	~0.977 kHz	250 kHz	
[ 224239 ]	> 4-bit	~1.953 kHz	500 kHz	

Table 35. PWM frequency versus resolution

### PWM control register (PWMCR)

PWMCR					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
OE[3:0]				OP[	[3:0]		
R/W					R/	W	

### Table 36. PWMCR register description

Bit	Name	Function
7:4	OE[3:0]	<ul> <li>PWM output enable</li> <li>These bits are set and cleared by software. They enable or disable the PWM output channels independently acting on the corresponding I/O pin.</li> <li>0: PWM output disabled</li> <li>1: PWM output enabled</li> </ul>
3:0	OP[3:0]	<i>PWM output polarity</i> These bits are set and cleared by software. They independently select the polarity of the four PWM output signals (see <i>Table 37</i> ).

### Table 37. PWM output signal polarity selection

PWMx ou	- OPx <sup>(1)</sup>		
Counter <= OCRx	Counter > OCRx		
1	0	0	
0	1	1	

1. When an OPx bit is modified, the PWMx output signal polarity is immediately reversed.



### Duty cycle registers (PWMDCRx)

PWMDCRx					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
			DC	[7:0]			
R/W							

#### Table 38. PWMDCRx register description

Bit	Name	Function
7:0	DC[7:0]	Duty cycle data These bits are set and cleared by software.

A PWMDCRx register is associated with the OCRx register of each PWM channel to determine the second edge location of the PWM signal (the first edge location is common to all channels and given by the ARTARR register). These PWMDCR registers allow the duty cycle to be set independently for each PWM channel.

#### Input capture control/status register (ARTICCSR)

ARTICCSR	ARTICCSR Reset value: 0000 0000 (00h)							
7	6	5	4	3	2	1	0	
Reserved		CS[2:1]		CIE[2:1]		CF	[2:1]	
-		R	/W	R/W		R/W		

#### Table 39. ARTICCSR register description

Bit	Name	Function
7:6	-	Reserved, always read as 0.
5:4	CS[2:1]	<ul> <li>Capture sensitivity</li> <li>These bits are set and cleared by software. They determine the trigger event polarity on the corresponding input capture channel.</li> <li>0: Falling edge triggers capture on channel x</li> <li>1: Rising edge triggers capture on channel x</li> </ul>
3:2	CIE[2:1]	<ul> <li>Capture interrupt enable</li> <li>These bits are set and cleared by software. They enable or disable the Input capture channel interrupts independently.</li> <li>0: Input capture channel x interrupt disabled</li> <li>1: Input capture channel x interrupt enabled</li> </ul>
1:0	CF[2:1]	<ul> <li>Capture flag</li> <li>These bits are set by hardware and cleared by software reading the corresponding ARTICRx register. Each CFx bit indicates that an input capture x has occurred.</li> <li>0: No input capture on channel x</li> <li>1: An input capture has occurred on channel x.</li> </ul>



### Input capture registers (ARTICRx)

ARTICRx					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
			IC[	7:0]			
			F	RO			

 Table 40.
 ARTICRx register description

Bit	Name	Function
7:0	IC[7:0]	Input capture data These read only bits are set and cleared by hardware. An ARTICRx register contains the 8-bit auto-reload counter value transferred by the input capture channel x event.

#### Table 41. PWM auto-reload timer register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0073h	PWMDCR3	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset value	0	0	0	0	0	0	0	0
0074h	PWMDCR2	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset value	0	0	0	0	0	0	0	0
0075h	PWMDCR1	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset value	0	0	0	0	0	0	0	0
0076h	PWMDCR0	DC7	DC6	DC5	DC4	DC3	DC2	DC1	DC0
	Reset value	0	0	0	0	0	0	0	0
0077h	PWMCR	OE3	OE2	OE1	OE0	OP3	OP2	OP1	OP0
	Reset value	0	0	0	0	0	0	0	0
0078h	ARTCSR	EXCL	CC2	CC1	CC0	TCE	FCRL	RIE	OVF
	Reset value	0	0	0	0	0	0	0	0
0079h	ARTCAR	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
	Reset value	0	0	0	0	0	0	0	0
007Ah	ARTARR	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
	Reset value	0	0	0	0	0	0	0	0
007Bh	ARTICCSR Reset value	0	0	CS2 0	CS1 0	CIE2 0	CIE1 0	CF2 0	CF1 0
007Ch	ARTICR1	IC7	IC6	IC5	IC4	IC3	IC2	IC1	IC0
	Reset value	0	0	0	0	0	0	0	0
007Dh	ARTICR2	IC7	IC6	IC5	IC4	IC3	IC2	IC1	IC0
	Reset value	0	0	0	0	0	0	0	0



### 10.4 16-bit timer

### 10.4.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (*input capture*) or generation of up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

### 10.4.2 Main features

- Programmable prescaler: f<sub>CPU</sub> divided by 2, 4 or 8
- Overflow status flag and maskable interrupt
- External clock input (must be at least four times slower than the CPU clock speed) with the choice of active edge
- 1 or 2 output compare functions each with:
  - 2 dedicated 16-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- 1 or 2 input capture functions each with:
  - 2 dedicated 16-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM
- One pulse mode
- Reduced power mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)<sup>(a)</sup>

The block diagram is shown in Figure 36: Timer block diagram on page 85.

a. Some timer pins may not be available (not bonded) in some ST7 devices. Refer to *Section 2: Package pinout and pin description on page 15.* When reading an input signal on a non-bonded pin, the value is always '1'.



### 10.4.3 Functional description

#### Counter

The main block of the programmable timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high and low.

Counter register (CR)

- Counter high register (CHR) is the most significant byte (MS byte)
- Counter low register (CLR) is the least significant byte (LS byte)

Alternate counter register (ACR)

- Alternate counter high register (ACHR) is the most significant byte (MS byte)
- Alternate counter low register (ACLR) is the least significant byte (LS byte)

These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (timer overflow flag), located in the status register, (SR), (see *16-bit read sequence (from either the counter register or alternate counter register) on page 86*).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value.


Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in one pulse mode and PWM mode.


The timer clock depends on the clock control bits (bits 3 and 2) of the CR2 register, as illustrated in *Table 46: CR2 register description on page 100*. The value in the counter register repeats every 131072, 262144 or 524288 CPU clock cycles depending on the CC[1:0] bits. The timer frequency can be  $f_{CPU}/2$ ,  $f_{CPU}/4$ ,  $f_{CPU}/8$  or an external frequency.

**Caution:** In Flash devices, timer A functionality has the following restrictions:

- TAOC2HR and TAOC2LR registers are write only
- Input capture 2 is not implemented
- The corresponding interrupts cannot be used (ICF2, OCF2 forced by hardware to zero)









1. If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (see Table 14: Interrupt mapping on page 47).

www.bdtic.com/ST

57

**16-bit read sequence** (from either the counter register or alternate counter register)





The user must read the MS byte first, then the LS byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set
- A timer interrupt is generated if the TOIE bit of the CR1 register is set and the I bit of the CC register is cleared

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- 1. Reading the SR register while the TOF bit is set
- 2. An access (read or write) to the CLR register

Note: The TOF bit is not cleared by accesses to ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by wait mode.

In halt mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a reset).



### **External clock**


The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that triggers the free running counter.


The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.






### Figure 39. Counter timing diagram, internal clock divided by 4



#### Figure 40. Counter timing diagram, internal clock divided by 8



57

87/220

Note:

The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

### Input capture

In this section, the index, *i*, may be 1 or 2 because there are 2 input capture functions in the 16-hit timer

The two 16-bit input capture registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition is detected on the ICAP*i* pin (see below).

	MSB	LSB
ICiR	IC <i>I</i> HR	IC <i>i</i> LR

IC/R register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of control registers (CR*i*).

Timing resolution is one count of the free running counter: (f<sub>CPU</sub>/CC[1:0]).

### Procedure

To use the input capture function select the following in the CR2 register:

- The timer clock (CC[1:0]) (see Table 46: CR2 register description on page 100)
- The edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).

Select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin.
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).

When an input capture occurs:

- ICF*i* bit is set
- The ICiR register contains the value of the free running counter on the active transition on the ICAPi pin (see Figure 42: Input capture timing diagram(1) on page 89).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the input capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- By reading the SR register while the ICF*i* bit is set 1.
- By accessing (reading or writing) the ICiLR register 2.



- Note: 1 After reading the ICiHR register, transfer of input capture data is inhibited and ICFi is never set until the ICiLR register is also read.
  - 2 The ICiR register contains the free running counter value which corresponds to the most recent input capture.
  - 3 The two input capture functions can be used together even if the timer also uses the 2 output compare functions.
  - 4 In one pulse mode and PWM mode only input capture 2 can be used.
  - 5 The alternate inputs (ICAP1 and ICAP2) are always directly connected to the timer. So any transitions on these pins activates the input capture function.

Moreover if one of the ICAPi pins is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set. This can be avoided if the input capture function i is disabled by reading the ICIHR (see note 1).

6 The TOF bit can be used with interrupt generation in order to measure events that go beyond the timer range (FFFh).





Figure 41. Input capture block diagram

Figure 42. Input capture timing diagram<sup>(1)</sup>



1. The rising edge is the active edge.



89/220

### Output compare

In this section, the index, *i*, may be 1 or 2 because there are 2 output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the output compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OCIE bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers, output compare register 1 (OC1R) and output compare register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle (see below).

	MSB	LSB
OC <i>i</i> R	OC <i>i</i> HR	OCILR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OC<sub>i</sub>R value to 8000h.

Timing resolution is one count of the free running counter: (f<sub>CPU/CC[1:0]</sub>).

#### Procedure

To use the output compare function, select the following in the CR2 register:

- Set the OC/E bit if an output is needed then the OCMP i pin is dedicated to the output compare i signal.
- Select the timer clock (CC[1:0]) (see Table 46: CR2 register description on page 100)

Select the following in the CR1 register:

- Select the OLVLi bit to be applied to the OCMPi pins after the match occurs
- Set the OCIE bit to generate an interrupt if it is needed

When a match is found between OCRi register and CR register:

- OCF*i* bit is set
- The OCMPi pin takes the OLVLi bit value (OCMPi pin latch is forced low during reset)
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).



The OC<sub>i</sub>R register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC}_{i}$$
R =  $\frac{\Delta t * f_{CPU}}{PRESC}$ 

Where:

 $\Delta t$  = Output compare period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see *Table 46: CR2* register description on page 100)

If the timer clock is an external clock, the formula is:

$$\Delta \text{ OC} i \text{R} = \Delta t * f_{\text{EXT}}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (i.e. clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF i bit is set
- 2. Accessing (reading or writing) the OCiLR register

The following procedure is recommended to prevent the OCF*i* bit from being set between the time it is read and the write to the OC*i*R register:

- Write to the OC*i*HR register (further compares are inhibited)
- Read the SR register (first step of the clearance of the OCF*i* bit, which may be already set)
- Write to the OC*i*LR register (enables the output compare function and clears the OCF*i* bit)
- Note: 1 After a processor write cycle to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
  - 2 If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit does not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
  - 3 In both internal and external clock modes, OCFi and OCMPi are set while the counter value equals the OCiR register value (see Figure 44: Output compare timing diagram, fTIMER = fCPU/2 on page 92 for an example with f<sub>CPU</sub>/2 and Figure 45: Output compare timing diagram, fTIMER = fCPU/4 on page 92 for an example with f<sub>CPU</sub>/4). This behavior is the same in OPM or PWM mode.
  - 4 The output compare functions can be used both for generating external events on the OCMPi pins even if the input capture mode is also used.
  - 5 The value in the 16-bit OCiR register and the OLVi bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.




#### Forced compare output capability


When the FOLV*i* bit is set by software, the OLVL*i* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit = 1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.


The FOLVL*i* bits have no effect in both one pulse mode and PWM mode.





### Figure 44. Output compare timing diagram, $f_{TIMER} = f_{CPU}/2$





Internal CPU clock	
Timer clock Counter register	
Output compare register i (OCRi)	2ED3
Output compare flag i (OCFi)	
OCMPi pin (OLVLi = 1)	



### One pulse mode

One pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.


The one pulse mode uses the input capture1 function and the output compare1 function.

#### Procedure

To use one pulse mode:

- 1. Load the OC1R register with the value corresponding to the length of the pulse using the appropriate formula below according to the timer clock source used
- 2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse
  - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input)
- 3. Select the following in the CR2 register:
  - Set the OC1E bit (the OCMP1 pin is then dedicated to the output compare 1 function)
  - Set the OPM bit
  - Select the timer clock CC[1:0] (see Table 46: CR2 register description on page 100)

#### Figure 46. One pulse mode sequence



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the input capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set
- 2. Accessing (reading or writing) the IC/LR register



The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OC_{i}R value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see *Table 46: CR2* register description on page 100)

If the timer clock is an external clock the formula is:

 $OCiR = t * f_{EXT} - 5$ 


Where:


t = Pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (see *Figure 47*).

- Note: 1 The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an output compare interrupt.
  - 2 When the pulse width modulation (PWM) and one pulse mode (OPM) bits are both set, the PWM mode is the only active one.
  - 3 If OLVL1 = OLVL2 a continuous signal is seen on the OCMP1 pin.
  - 4 The ICAP1 pin cannot be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
  - 5 When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.






1. IEDG1 = 1, OC1R = 2ED0h, OLVL1 = 0, OLVL2 = 1.



Note:

### Figure 48. Pulse width modulation mode timing example with 2 output compare functions<sup>(1)</sup>



1. OC1R = 2ED0h, OC2R = 34E2, OLVL1 = 0, OLVL2 = 1

On timers with only one output compare register, a fixed frequency PWM signal can be generated using the output compare and the counter overflow to define the pulse length

#### Pulse width modulation mode

Pulse width modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

Pulse width modulation mode uses the complete output compare 1 function plus the OC2R register, and so this functionality cannot be used when PWM mode is activated.


In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).


#### Procedure

To use pulse width modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the appropriate formula below according to the timer clock source used
- Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1 = 0 and OLVL2 = 1) using the appropriate formula below according to the timer clock source used
- 3. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register
- 4. Select the following in the CR2 register:
  - Set OC1E bit (the OCMP1 pin is then dedicated to the output compare 1 function)
  - Set the PWM bit
  - Select the timer clock (CC[1:0]) (see Table 46: CR2 register description on page 100)







If OLVL1 = 1 and OLVL2 = 0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1 = OLVL2 a continuous signal is seen on the OCMP1 pin.

The OC<sub>i</sub>R register value required for a specific timing application can be calculated using the following formula:

$$OCiR value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see *Table 46: CR2* register description on page 100)

If the timer clock is an external clock the formula is:

$$OC_{i}R = t * f_{EXT} - 5$$

Where:

t = Signal or pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

The output compare 2 event causes the counter to be initialized to FFFCh (see *Figure 48: Pulse width modulation mode timing example with 2 output compare functions(1) on page 95*).



- Note: 1 After a write instruction to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
  - 2 The OCF1 and OCF2 bits cannot be set by hardware in PWM mode, therefore the output compare interrupt is inhibited.
  - 3 The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
  - 4 In PWM mode the ICAP1 pin cannot be used to perform input capture because it is disconnected from the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generate an interrupt if ICIE is set.
  - 5 When the pulse width modulation (PWM) and one pulse mode (OPM) bits are both set, the PWM mode is the only active one.

### 10.4.4 Low power modes

Mode	Description
Wait	No effect on 16-bit timer. Timer interrupts cause the device to exit from wait mode.
Halt	16-bit timer registers are frozen. In halt mode, the counter stops counting until halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with 'exit from halt mode' capability or from the counter reset value when the MCU is woken up by a reset. If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequently, when the MCU is woken up by an interrupt with 'exit from halt mode' capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from halt mode is captured into the IC <i>i</i> R register.

#### Table 42. Effect of low power modes on 16-bit timer

#### 10.4.5 Interrupts

#### Table 43. 16-bit timer interrupt control/wake-up capability<sup>(1)</sup>

Interrupt event	Event flag	Enable control bit	Exit from wait	Exit from halt	
Input capture 1 event/counter reset in PWM mode	ICF1	ICIE			
Input capture 2 event	ICF2			No	
Output compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes		
Output compare 2 event (not available in PWM mode)	OCF2	UCIE			
Timer overflow event	TOF	TOIE			

1. The 16-bit timer interrupt events are connected to the same interrupt vector (see *Section 7: Interrupts on page 36*). These events generate an interrupt if the corresponding enable control bit is set and the interrupt mask in the CC register is reset (RIM instruction).



### 10.4.6 Summary of timer modes

#### Table 44.Summary of timer modes


	Timer resources						
Modes	Input capture 1	Input capture 2	Output compare 1	Output compare 2			
Input capture <sup>(1)</sup> and/or <sup>(2)</sup> Output compare <sup>(1)</sup> and/or <sup>(2)</sup>	Yes	Yes	Yes	Yes			
One pulse mode	No	Not recommended <sup>(1)</sup>	No	Partially <sup>(2)</sup>			
PWM mode		Not recommended <sup>(3)</sup>	NO	No			

- 1. See note 4 in One pulse mode on page 93
- 2. See note 5 in One pulse mode on page 93
- 3. See note 4 in Pulse width modulation mode on page 95

### 10.4.7 16-bit timer registers

Each timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

### Control register 1 (CR1)



### Table 45. CR1 register description

Bit	Bit name	Function
7	ICIE	Input capture interrupt enable 0: Interrupt is inhibited 1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set
6	OCIE	Output compare interrupt enable 0: Interrupt is inhibited 1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set
5	TOIE	Timer overflow interrupt enable 0: Interrupt is inhibited 1: A timer interrupt is enabled whenever the TOF bit of the SR register is set



Bit	Bit name	Function
4	FOLV2	Forced output compare 2 This bit is set and cleared by software. 0: No effect on the OCMP2 pin 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison
3	FOLV1	Forced output compare 1 This bit is set and cleared by software. 0: No effect on the OCMP1 pin 1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison
2	OLVL2	Output level 2 This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in one pulse mode and pulse width modulation mode.
1	IEDG1	Input edge 1 This bit determines which type of level transition on the ICAP1 pin triggers the capture. 0: A falling edge triggers the capture 1: A rising edge triggers the capture
0	OLVL1	Output level 1 The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

Table 45.	CR1	register	descrip	otion (	(continued)	)
-----------	-----	----------	---------	---------	-------------	---

### Control register 2 (CR2)

CR2 Reset value: 0000 0000 (00h								
	7	6	5	4	3	2	1	0
	OC1E	OC2E	OPM	PWM	CC[	1:0]	IEDG2	EXEDG
	R/W	R/W	R/W	R/W	R/	W	R/W	R/W

Table 46. CR2 register description

Bit	Bit name	Function
7	OCIE	Output compare 1 pin enable This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in output compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the output compare 1 function of the timer remains active. 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O) 1: OCMP1 pin alternate function enabled
6	OC2E	<ul> <li>Output compare 2 pin enable</li> <li>This bit is used only to output the signal from the timer on the</li> <li>OCMP2 pin (OLV2 in output compare mode). Whatever the value of</li> <li>the OC2E bit, the output compare 2 function of the timer remains</li> <li>active.</li> <li>0: OCMP2 pin alternate function disabled (I/O pin free for general- purpose I/O)</li> <li>1: OCMP2 pin alternate function enabled</li> </ul>
5	OPM	One pulse mode 0: One pulse mode is not active 1: One pulse mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.
4	PWM	Pulse width modulation 0: PWM mode is not active 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.
3:2	CC[1:0]	Clock control The timer clock mode depends on the following bits: 00: timer clock = $f_{CPU}/4$ 01: timer clock = $f_{CPU}/2$ 10: timer clock = $f_{CPU}/8$ 11: timer clock = external clock (where available) Note: If the external clock pin is not available, programming the external clock configuration stops the counter.



Bit	Bit name	Function
1	IEDG2	Input edge 2 This bit determines which type of level transition on the ICAP2 pin triggers the capture. 0: A falling edge triggers the capture 1: A rising edge triggers the capture
0	EXEDG	<ul> <li>External clock edge</li> <li>This bit determines which type of level transition on the external clock pin EXTCLK triggers the counter register.</li> <li>0: A falling edge triggers the counter register</li> <li>1: A rising edge triggers the counter register</li> </ul>

Table 46.	CR2 register	description	(continued)

### Control/status register (CSR)

CSR Reset value: xxxx x0xx (xxh)								
	7	6	5	4	3	2	1	0
	ICF1	OCF1	TOF	ICF2	OCF2	TIMD	Reserved	
	RO	RO	RO	RO	RO	R/W	-	

### Table 47. CSR register description

Bit	Bit name	Function
7	ICF1	Input capture flag 1 0: No input capture (reset value) 1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.
6	OCF1	Output compare flag 1 0: No match (reset value) 1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.
5	TOF	Timer overflow flag 0: No timer overflow (reset value) 1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register. <i>Note: Reading or writing the ACLR register does not clear TOF</i>
4	ICF2	Input capture flag 2 0: No input capture (reset value) 1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.




101/220

Bit	Bit name	Function
3	OCF2	Output compare flag 2 0: No match (reset value) 1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.
2	TIMD	<ul> <li>Timer disable</li> <li>This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disables the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed, or the counter reset, while it is disabled.</li> <li>0: Timer enabled</li> <li>1: Timer prescaler, counter and outputs disabled</li> </ul>
1:0	-	Reserved, must be kept cleared

#### Table 47. CSR register description (continued)


### Input capture 1 high register (IC1HR)

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).




### Input capture 1 low register (IC1LR)

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).



### Output compare 1 high register (OC1HR)


This is an 8-bit register that contains the high part of the value to be compared to the CHR register.



102/220


### Output compare 1 low register (OC1LR)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.




#### Output compare 2 high register (OC2HR)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.




### Output compare 2 low register (OC2LR)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.



### Counter high register (CHR)


This is an 8-bit register that contains the high part of the counter value.



57


### Counter low register (CLR)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.




#### Alternate counter high register (ACHR)

This is an 8-bit register that contains the high part of the counter value.




#### Alternate counter low register (ACLR)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.



### Input capture 2 high register (IC2HR)


This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 2 event).





### Input capture 2 low register (IC2LR)

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 2 event).



#### 16-bit timer register map and reset values

Table 48.         16-bit timer register map and reset values									
Address (Hex.)	Register label	7	6	5	4	3	2	1	0
Timer A: 32 Timer B: 42	CR1 Reset value	ICIE 0	OCIE 0	TOIE 0	FOLV2 0	FOLV1 0	OLVL2 0	IEDG1 0	OLVL1 0
Timer A: 31 Timer B: 41	CR2 Reset value	OC1E 0	OC2E 0	OPM 0	PWM 0	CC1 0	CC0 0	IEDG2 0	EXEDG 0
Timer A: 33 Timer B: 43	CSR Reset value	ICF1 x	OCF1 x	TOF x	ICF2 x	OCF2 x	TIMD 0	- X	- x
Timer A: 34 Timer B: 44	IC1HR Reset value	MSB x	x	x	x	x	x	x	LSB x
Timer A: 35 Timer B: 45	IC1LR Reset value	MSB x	x	x	x	x	x	x	LSB x
Timer A: 36 Timer B: 46	OC1HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
Timer A: 37 Timer B: 47	OC1LR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
Timer A: 3E Timer B: 4E	OC2HR Reset value	MSB 1	0	0	0	0	0	0	LSB 0
Timer A: 3F Timer B: 4F	OC2LR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
Timer A: 38 Timer B: 48	CHR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
Timer A: 39 Timer B: 49	CLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
Timer A: 3A Timer B: 4A	ACHR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
Timer A: 3B Timer B: 4B	ACLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
Timer A: 3C Timer B: 4C	IC2HR Reset value	MSB x	x	x	x	x	x	x	LSB x
Timer A: 3D Timer B: 4D	IC2LR Reset value	MSB x	x	x	x	x	x	x	LSB x



105/220

### **10.5** Serial peripheral interface (SPI)

### 10.5.1 Introduction

The serial peripheral interface (SPI) allows full-duplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves however the SPI interface cannot be a master in a multi-master system.

### 10.5.2 Main features

- Full duplex synchronous transfers (on 3 lines)
- Simplex synchronous transfers (on 2 lines)
- Master or slave operation
- Six master mode frequencies (f<sub>CPU</sub>/4 max.)
- f<sub>CPU</sub>/2 max. slave mode frequency (see note below)
- SS management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision, master mode fault and overrun flags

Note: In slave mode, continuous transmission is not possible at maximum frequency due to the software overhead for clearing status flags and to initiate the next transmission sequence.

### 10.5.3 General description

*Figure 50: Serial peripheral interface block diagram on page 107* shows the serial peripheral interface (SPI) block diagram. There are three registers:


- SPI control register (SPICR)
- SPI control/status register (SPICSR)
- SPI data register (SPIDR)

The SPI is connected to external devices through four pins:

- MISO: Master in/slave out data
- MOSI: Master out / slave in data
- SCK: Serial clock out by SPI masters and input by SPI slaves
- SS: Slave select:

This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave  $\overline{SS}$  inputs can be driven by standard I/O ports on the master MCU.





#### Figure 50. Serial peripheral interface block diagram

### **Functional description**

A basic example of interconnections between a single master and a single slave is illustrated in *Figure 51: Single master/single slave application on page 108.* 

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).

The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see *Figure 54: Data clock timing diagram on page 112*) but master and slave must be programmed with the same timing mode.






Figure 51. Single master/single slave application

#### Slave select management

As an alternative to using the SS pin to control the slave select signal, the application can choose to manage the slave select signal by software. This is configured by the SSM bit in the SPICSR register (see *Figure 53: Hardware/software slave select management on page 109*)

In software management, the external  $\overline{SS}$  pin is free for other application uses and the internal  $\overline{SS}$  signal level is driven by writing to the SSI bit in the SPICSR register.

In master mode:

SS internal must be held high continuously

In slave mode:

There are two cases depending on the data/clock timing relationship (see *Figure 52: Generic SS timing diagram on page 109*):

If CPHA = 1 (data latched on 2nd clock edge):

SS internal must be held low during the entire transmission. This implies that in single slave applications the SS pin either can be tied to V<sub>SS</sub>, or made free for standard I/O by managing the SS function by software (SSM = 1 and SSI = 0 in the in the SPICSR register)

If CPHA = 0 (data latched on 1st clock edge):

• SS internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a write collision error occurs when the slave writes to the shift register (see *Write collision error* (*WCOL*) on page 113).









Figure 53. Hardware/software slave select management



### Master mode operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to the description of the SPICSR register).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

### To operate the SPI in master mode, perform the following steps in order:

- 1. Write to the SPICR register:
  - Select the clock frequency by configuring the SPR[2:0] bits
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits.
     *Figure 54: Data clock timing diagram on page 112* shows the four possible configurations.
- Note: The slave must have the same CPOL and CPHA settings as the master.
  - 2. Write to the SPICSR register:
    - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the  $\overline{SS}$  pin high for the complete byte transmit sequence.
  - 3. Write to the SPICR register:
    - Set the MSTR and SPE bits
- Note: If the SPICSR register is not written first, the SPICR register setting (MSTR bit) may be not taken into account.

The transmit sequence begins when software writes a byte in the SPIDR register.



109/220

### Master mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the most significant bit of the MOSI pin first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A read to the SPIDR register
- Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

#### Slave mode operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following actions:
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 54: Data clock timing diagram on page 112)
- *Note:* The slave must have the same CPOL and CPHA settings as the master.
  - Manage the SS pin as described in *Slave select management on page 108* and *Figure 52: Generic SS timing diagram on page 109*. If CPHA = 1 SS must be held low continuously. If CPHA = 0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
  - 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

### Slave mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the most significant bit of the MISO pin first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A write or a read to the SPIDR register
- Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.



The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an overrun condition (see *Overrun condition* (*OVR*) on page 113).

### 10.5.4 Clock phase and clock polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (see *Figure 54: Data clock timing diagram on page 112*).


Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge

*Figure 54: Data clock timing diagram on page 112*, shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

*Note:* If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.





### Figure 54. Data clock timing diagram

1. This figure should not be used as a replacement for parametric information. Refer to Section 12: Electrical characteristics on page 173.

112/220



### 10.5.5 Error flags

### Master mode fault (MODF)

Master mode fault occurs when the master device has its  $\overline{SS}$  pin pulled low.

When a master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode

Clearing the MODF bit is done through a software sequence:

- 1. A read access to the SPICSR register while the MODF bit is set
- 2. A write to the SPICR register

Note:

To avoid any conflicts in an application with multiple slaves, the  $\overline{SS}$  pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

### **Overrun condition (OVR)**

An overrun condition occurs, when the master device has sent a data byte and the slave device has not cleared the SPIF bit issued from the previously transmitted byte.

When an overrun occurs, the OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

#### Write collision error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted and the software write is unsuccessful.

Write collisions can occur both in master and slave mode. See also *Slave select* management on page 108.


Note: A 'read collision' never occurs since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see *Figure 55: Clearing the WCOL bit (write collision flag) software sequence on page 114*).





#### Figure 55. Clearing the WCOL bit (write collision flag) software sequence

1. Writing to the SPIDR register instead of reading it does not reset the WCOL bits.

### Single master systems

A typical single master system may be configured, using an MCU as the master and four MCUs as slaves (see Figure 56: Single master/multiple slave configuration on page 115).

The master device selects the individual slave devices by using four pins of a parallel port to control the four SS pins of the slave devices.

The SS pins are pulled high during reset since the master device ports are forced to be inputs at that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

> For more security, the slave device may respond to the master with the received data byte. Then the master receives the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.






Figure 56. Single master/multiple slave configuration

### 10.5.6 Low power modes

Table 49. Effect of low power m	modes on SPI
---------------------------------	--------------

Mode	Description
Wait	No effect on SPI. SPI interrupt events cause the device to exit from wait mode.
Halt	SPI registers are frozen. In halt mode, the SPI is inactive. SPI operation resumes when the MCU is woken up by an interrupt with 'exit from halt mode' capability. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetching). If several data are received before the wake-up event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the device.

### Using the SPI to wake up the MCU from halt mode

In slave configuration, the SPI is able to wake up the ST7 device from halt mode through a SPIF interrupt. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetch). If multiple data transfers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware.

- Note: When waking up from halt mode, if the SPI remains in slave mode, it is recommended to perform an extra communications cycle to bring the SPI from halt mode state to normal state. If the SPI exits from slave mode, it returns to normal state immediately.
- **Caution:** The SPI can wake up the ST7 from halt mode only if the slave select signal (external  $\overline{SS}$  pin or the SSI bit in the SPICSR register) is low when the ST7 enters halt mode. So if slave selection is configured as external (see *Slave select management on page 108*), make sure the master drives a low level on the  $\overline{SS}$  pin when the slave enters halt mode.



### 10.5.7 Interrupts

Table 50. SPI interrupt control/wake-up capability<sup>(1)</sup>

Interrupt event	Event flag	Enable control bit	Exit from wait	Exit from halt
SPI end of transfer event	SPIF			Yes
Master mode fault event	MODF	SPIE	Yes	No
Overrun error	OVR			INO

1. The SPI interrupt events are connected to the same interrupt vector (see Section 7: Interrupts on page 36). They generate an interrupt if the corresponding enable control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

### 10.5.8 SPI registers

### Control register (SPICR)

SPICR					Res	et value: 000	0 xxxx (0xh)
7	6	5	4	3	2	1	0
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPF	<b>]</b> [1:0]
R/W	R/W	R/W	R/W	R/W	R/W	R	/W

### Table 51. SPICR register description

Bit	Bit name	Function
7	SPIE	Serial peripheral interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SPI interrupt is generated whenever SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register
6	SPE	<ul> <li>Serial peripheral output enable</li> <li>This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see <i>Master mode fault (MODF) on page 113</i>). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.</li> <li>0: I/O pins free for general purpose I/O</li> <li>1: SPI I/O pin alternate functions enabled</li> </ul>
5	SPR2	<ul> <li>Divider enable</li> <li>This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate (see bits [1:0] below).</li> <li>0: Divider by 2 enabled</li> <li>1: Divider by 2 disabled</li> <li>Note: The SPR2 bit has no effect in slave mode</li> </ul>



Bit	Bit name	Function
4	MSTR	<ul> <li>Master mode</li> <li>This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see <i>Master mode fault (MODF) on page 113</i>).</li> <li>O: Slave mode</li> <li>1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.</li> </ul>
3	CPOL	<ul> <li>Clock polarity</li> <li>This bit is set and cleared by software. This bit determines the idle state of the serial clock. The CPOL bit affects both the master and slave modes.</li> <li>0: SCK pin has a low level idle state</li> <li>1: SCK pin has a high level idle state</li> <li>Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.</li> </ul>
2	СРНА	Clock phase This bit is set and cleared by software. 0: The first clock transition is the first data capture edge 1: The second clock transition is the first capture edge <i>Note: The slave must have the same CPOL and CPHA settings as</i> <i>the master.</i>
1:0	SPR[1:0]	Serial clock frequency These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode: 100: serial clock = $f_{CPU}/4$ 000: serial clock = $f_{CPU}/8$ 001: serial clock = $f_{CPU}/16$ 110: serial clock = $f_{CPU}/32$ 010: serial clock = $f_{CPU}/64$ 011: serial clock = $f_{CPU}/128$ Note: These 2 bits have no effect in slave mode.

Table 51. SPICR register description (continued)



### Control/status register (SPICSR)

SPICSR					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
SPIF	WCOL	OVR	MODF	Reserved	SOD	SSM	SSI
RO	RO	RO	RO	-	R/W	R/W	R/W

Table 52.

### SPICSR register description

Bit	Bit name	Function
7	SPIF	<ul> <li>Serial peripheral data transfer flag</li> <li>This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE = 1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).</li> <li>0: Data transfer is in progress or the flag has been cleared</li> <li>1: Data transfer between the device and an external device has been completed</li> <li>Note: While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.</li> </ul>
6	WCOL	<ul> <li>Write collision status</li> <li>This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see <i>Figure 55: Clearing the WCOL bit (write collision flag) software sequence on page 114</i>).</li> <li>0: No write collision occurred</li> <li>1: A write collision has been detected</li> </ul>
5	OVR	<ul> <li>SPI overrun error</li> <li>This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (see <i>Overrun condition (OVR) on page 113</i>). An interrupt is generated if SPIE = 1 in SPICR register. The OVR bit is cleared by software reading the SPICSR register.</li> <li>0: No overrun error</li> <li>1: Overrun error detected</li> </ul>
4	MODF	<ul> <li>Mode fault flag</li> <li>This bit is set by hardware when the SS pin is pulled low in master mode (see <i>Master mode fault (MODF) on page 113</i>). An SPI interrupt can be generated if SPIE = 1 in the SPICSR register. This bit is cleared by a software sequence (an access to the SPICR register while MODF = 1 followed by a write to the SPICR register).</li> <li>0: No master mode fault detected</li> <li>1: A fault in master mode has been detected</li> </ul>
3	-	Reserved, must be kept cleared.
2	SOD	<ul> <li>SPI output disable</li> <li>This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode/MISO in slave mode).</li> <li>0: SPI output enabled (if SPE = 1)</li> <li>1: SPI output disabled</li> </ul>


118/220



Bit	Bit name	Function					
1	SSM	<ul> <li>SS management</li> <li>This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See <i>Slave select management on page 108</i>.</li> <li>0: Hardware management (SS managed by external pin)</li> <li>1: Software management (internal SS signal controlled by SSI bit. External SS pin free for general-purpose I/O)</li> </ul>					
0	SSI	<ul> <li>SS internal mode</li> <li>This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set.</li> <li>0: Slave selected</li> <li>1: Slave deselected</li> </ul>					

Table 52.	SPICSR register	description	(continued)
-----------	-----------------	-------------	-------------

### Data I/O register (SPIDR)



The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register initiates transmission/reception of another byte.

Note: During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

### Warning: A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see *Figure 50: Serial peripheral interface block diagram on page 107*).

57

### SPI register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0021h	SPIDR Reset value	MSB x	x	x	x	x	x	x	LSB x
0022h	SPICR Reset value	SPIE 0	SPE 0	SPR2 0	MSTR 0	CPOL x	CPHA x	SPR1 x	SPR0 x
0023h	SPICSR Reset value	SPIF 0	WCOL 0	OVR 0	MODF 0	0	SOD 0	SSM 0	SSI 0

### Table 53. SPI register map and reset values

### 10.6 Serial communications interface (SCI)

### 10.6.1 Introduction

The SCI offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

### 10.6.2 Main features

- Full duplex, asynchronous communications
- NRZ standard format (mark/space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 500K baud
- Programmable data word length (8 or 9 bits)
- Receive buffer full, transmit buffer empty and end of transmission flags
- Two receiver wake up modes:
  - Address bit (MSB)
  - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for transmitter and receiver
- Four error detection flags:
  - Overrun error
  - Noise error
  - Frame error
  - Parity error
- Five interrupt sources with flags:
  - Transmit data register empty
  - Transmission complete
  - Receive data register full
  - Idle line received
  - Overrun error detected



- Parity control:
  - Transmits parity bit
  - Checks parity of received data byte
- Reduced power consumption mode

### 10.6.3 General description

The interface is externally connected to another device by two pins (see *Figure 58: Word length programming on page 124*):

- TDO: Transmit data output. When the transmitter and the receiver are disabled, the output pin returns to its I/O port configuration. When the transmitter and/or the receiver are enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive data input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

Through these pins, serial data is transmitted and received as frames comprising:


- An idle line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A stop bit indicating that the frame is complete


This interface uses two types of baud rate generator:

- A conventional type for commonly-used baud rates
- An extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequencies.



57





### 10.6.4 Functional description

The block diagram of the serial control interface, is shown in *Figure 57: SCI block diagram* on page 122. It contains 6 dedicated registers:

- Two control registers (SCICR1 and SCICR2)
- A status register (SCISR)
- A baud rate register (SCIBRR)
- An extended prescaler receiver register (SCIERPR)
- An extended prescaler transmitter register (SCIETPR)

Refer to the register descriptions in *Section 10.6.7: SCI registers on page 134* for the definitions of each bit.

### Serial data format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see *Figure 57: SCI block diagram on page 122*).

The TDO pin is in low state during the start bit.

The TDO pin is in high state during the stop bit.

An idle character is interpreted as an entire frame of '1's followed by the start bit of the next frame which contains data.

A break character is interpreted on receiving '0's for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra '1' bit to acknowledge the start bit.

Transmission and reception are driven by their own baud rate generator.



123/220




Figure 58. Word length programming

### Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

### **Character transmission**

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see *Figure 57: SCI block diagram on page 122*).

### Procedure

- Select the M bit to define the word length
- Select the desired baud rate using the SCIBRR and the SCIETPR registers
- Set the TE bit to assign the TDO pin to the alternate function and to send an idle frame as first transmission
- Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register



The TDRE bit is set by hardware and it indicates:

- The TDR register is empty
- The data transfer is beginning
- The next data can be written in the SCIDR register without overwriting the previous data

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set.

When a frame transmission is complete (after the stop bit) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

Note: The TDRE and TC bits are cleared by the same software sequence.

#### **Break characters**

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see *Figure 58: Word length programming on page 124*).

As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

#### Idle characters

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Clearing and then setting the TE bit during a transmission sends an idle frame after the current word.

Note: Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set i.e. before writing the next byte in the SCIDR.

#### Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

#### **Character reception**

During a SCI reception, data shifts with least significant bit first through the RDI pin. In this mode, the SCIDR register consists of a buffer (RDR) between the internal bus and the received shift register (see *Figure 57: SCI block diagram on page 122*).



125/220

### Procedure

- Select the M bit to define the word length
- Select the desired baud rate using the SCIBRR and the SCIERPR registers
- Set the RE bit, this enables the receiver which begins searching for a start bit

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

### **Break character**

When a break character is received, the SCI handles it as a framing error.

#### Idle character

When an idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

### **Overrun error**

An overrun error occurs when a character is received when RDRF has not been reset. Data cannot be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.

When an overrun error occurs:

- The OR bit is set
- The RDR content is not lost
- The shift register is overwritten
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.



### Noise error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise. Normal data bits are considered valid if three consecutive samples (8th, 9th, 10th) have the same bit value, otherwise the NF flag is set. In the case of start bit detection, the NF flag is set on the basis of an algorithm combining both valid edge detection and three samples (8th, 9th, 10th). Therefore, to prevent the NF flag getting set during start bit reception, there should be a valid edge detection as well as three valid samples.

When noise is detected in a frame:

- The NF flag is set at the rising edge of the RDRF bit
- Data is transferred from the shift register to the SCIDR register
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF flag is reset by a SCISR register read operation followed by a SCIDR register read operation.


During reception, if a false start bit is detected (example, 8th, 9th, 10th samples are 011,101,110), the frame is discarded and the receiving sequence is not started for this frame. There is no RDRF bit set for this frame and the NF flag is set internally (not accessible to the user). This NF flag is accessible along with the RDRF bit when a next valid frame is received.


Note: If the application start bit is not long enough to match the above requirements, then the NF flag may get set due to the short start bit. In this case, the NF flag may be ignored by the application software when the first valid byte is received.

See also Noise error causes on page 132.

57

57





### Framing error

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a desynchronization or excessive noise.
- A break is received

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

### Conventional baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

$$Tx = \frac{f_{CPU}}{(16.PR).TR} \qquad Rx = \frac{f_{CPU}}{(16.PR).RR}$$

where:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64,128 (see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64,128 (see SCR[2:0] bits)

All these bits are in the SCIBRR register (see Baud rate register (SCIBRR) on page 139).

**Example:** If  $f_{CPU}$  is 8 MHz (normal mode) and if PR = 13 and TR = RR = 1, the transmit and receive baud rates are 38400 baud.

Note: The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

### Extended baud rate generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional baud rate generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in *Figure 59: SCI baud rate* and extended prescaler block diagram on page 128.

The output clock rate sent to the transmitter or to the receiver is the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCIERPR or the SCIETPR register.

Note: The extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero.



129/220

The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR^*(PR^*TR)} \quad Rx = \frac{f_{CPU}}{16 \cdot ERPR^*(PR^*RR)}$$

where:

ETPR = 1,.. 255 (see Extended transmit prescaler division register (SCIETPR) on page 140)

ERPR = 1,.. 255 (see Extended receive prescaler division register (SCIERPR) on page 140)

### **Receiver muting and wakeup feature**

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

None of the reception status bits can be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by idle line detection if the WAKE bit is reset
- by address mark detection if the WAKE bit is set

Receiver wakes-up by idle line detection when the receive line has recognized an idle frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by address mark detection when it received a '1' as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

**Caution:** In mute mode, do not write to the SCICR2 register. If the SCI is in mute mode during the read operation (RWU = 1) and an address mark wake up event occurs (RWU is reset) before the write operation, the RWU bit is set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from mute mode.



### Parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in *Table 54*.

M bit	PCE bit SCI frame			
0	0	SB   8 bit data   STB		
0	1	SB   7-bit data   PB   STB		
1	0	SB   9-bit data   STB		
1	1	SB   8-bit data PB   STB		

Table 54. Frame formats<sup>(1)</sup>

1. Legend: SB = start bit, STB = stop bit, PB = parity bit.

Note:

In case of wake up by an address mark, the MSB bit of the data is taken into account and not the parity bit

### **Even parity**

The parity bit is calculated to obtain an even number of '1s' inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Example, data = 00110101; 4 bits set => parity bit is 0 if even parity is selected (PS bit = 0).

#### Odd parity

The parity bit is calculated to obtain an odd number of '1s' inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Example, data = 00110101; 4 bits set => parity bit is 1 if odd parity is selected (PS bit = 1).

#### **Transmission mode**

If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

### **Reception mode**

If the PCE bit is set then the interface checks if the received data byte has an even number of '1s' if even parity is selected (PS = 0) or an odd number of '1s' if odd parity is selected (PS = 1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

### SCI clock tolerance

During reception, each bit is sampled 16 times. The majority of the 8th, 9th and 10th samples is considered as the bit value. For a valid bit detection, all the three samples should have the same value otherwise the noise flag (NF) is set. For example: if the 8th, 9th and 10th samples are 0, 1 and 1 respectively, then the bit value is '1', but the noise flag bit is set because the three samples values are not the same.

Consequently, the bit length must be long enough so that the 8th, 9th and 10th samples have the desired bit value. This means the clock frequency should not vary more than 6/16 (37.5%) within one bit. The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (1 start bit, 1 data byte, 1 stop bit), the clock deviation must not exceed 3.75%.



131/220

Note: The internal sampling clock of the microcontroller samples the pin value on every falling edge. Therefore, the internal sampling clock and the time the application expects the sampling to take place may be out of sync. For example: If the baud rate is 15.625 kbaud (bit length is 64µs), then the 8th, 9th and 10th samples are at 28µs, 32µs and 36µs respectively (the first sample starting ideally at 0µs). But if the falling edge of the internal clock occurs just before the pin value changes, the samples would then be out of sync by ~4µs. This means the entire bit length must be at least 40µs (36µs for the 10th sample + 4µs for synchronization with the internal sampling clock).

### **Clock deviation causes**

The causes which contribute to the total deviation are:

- D<sub>TRA</sub>: Deviation due to transmitter error (local oscillator error of the transmitter or the transmitter is transmitting at a different baud rate)
- D<sub>QUANT</sub>: Error due to the baud rate quantization of the receiver
- D<sub>REC</sub>: Deviation of the local oscillator of the receiver. This deviation can occur during the reception of one complete SCI message assuming that the deviation has been compensated at the beginning of the message
- D<sub>TCL</sub>: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the SCI clock tolerance:

 $D_{TRA} + D_{QUANT} + D_{REC} + D_{TCL} < 3.75\%$ 

### Noise error causes

See also description of noise error in Receiver on page 125.

### Start bit

The noise flag (NF) is set during start bit reception if one of the following conditions occurs:

- 1. A valid falling edge is not detected. A falling edge is considered to be valid if the 3 consecutive samples before the falling edge occurs are detected as '1' and, after the falling edge occurs, during the sampling of the 16 samples, if one of the samples numbered 3, 5 or 7 is detected as a '1'.
- 2. During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is detected as a '1'.

Therefore, a valid start bit must satisfy both the above conditions to prevent the noise flag getting set.

### Data bits

The noise flag (NF) is set during normal data bit reception if the following condition occurs: During the sampling of 16 samples, if all three samples numbered 8, 9 and10 are not the same. The majority of the 8th, 9th and 10th samples is considered as the bit value.

Therefore, a valid data bit must have samples 8, 9 and 10 at the same value to prevent the noise flag being set.






Figure 60. Bit sampling in reception mode

### 10.6.5 Low power modes

### Table 55. Effect of low power modes on SCI

Mode	Description
Wait	No effect on SCI. SCI interrupts cause the device to exit from wait mode.
Halt	SCI registers are frozen. In Halt mode, the SCI stops transmitting/receiving until halt mode is exited.

### 10.6.6 Interrupts

The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding enable control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

Table 56. SCI interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from wait	Exit from halt
Transmit data register empty	TDRE	TIE		
Transmission complete	TC	TCIE		
Received data ready to be read	RDRF	BIE	Yes	No
Overrun error detected	OR		Tes	NO
Idle line detected	IDLE	IDLE ILIE		
Parity error	PE	PIE		

57

### 10.6.7 SCI registers

### Status register (SCISR)

SCISR					Rese	t value: 1100	0000 (C0h)
7	6	5	4	3	2	1	0
TDRE	TC	RDRF	IDLE	OR	NF	FE	PE
RO	RO	RO	RO	RO	RO	RO	RO

Table 57.	SCISR register description				
Bit	Bit name	Function			
7	TDRE	<ul> <li>Transmit data register empty</li> <li>This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).</li> <li>0: Data is not transferred to the shift register</li> <li>1: Data is transferred to the shift register</li> <li>Note: Data are not transferred to the shift register unless the TDRE bit is cleared.</li> </ul>			
6	тс	<ul> <li>Transmission complete</li> <li>This bit is set by hardware when transmission of a frame containing data is complete. An interrupt is generated if TCIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).</li> <li>0: Transmission is not complete</li> <li>1: Transmission is complete</li> <li>Note: TC is not set after the transmission of a preamble or a break.</li> </ul>			
5	RDRF	<ul> <li>Received data ready flag</li> <li>This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).</li> <li>0: Data are not received</li> <li>1: Received data are ready to be read</li> </ul>			
		Idle line detect This bit is set by hardware when an idle line is detected. An interrupt			

is generated if the ILIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a

Note: The IDLE bit is not set again until the RDRF bit is set (i.e. a

Table 57. SCISR register description

IDLE

4

### 134/220



### www.bdtic.com/ST

read to the SCIDR register). 0: No idle line is detected 1: Idle line is detected

new idle line occurs).

Bit	Bit name	Function
3	OR	Overrun error This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF = 1. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No overrun error 1: Overrun error is detected Note: When the IDLE bit is set the RDR register content is not lost but the shift register is overwritten.
2	NF	<ul> <li>Noise flag</li> <li>This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).</li> <li>0: No noise is detected</li> <li>1: Noise is detected</li> <li>Note: The NF bit does not generate an interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.</li> </ul>
1	FE	<ul> <li>Framing error</li> <li>This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).</li> <li>0: No framing error is detected</li> <li>1: Framing error or break character is detected</li> <li>Note: The FE bit does not generate an interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it is transferred and only the OR bit is set.</li> </ul>
0	PE	<ul> <li>Parity error</li> <li>This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE = 1 in the SCICR1 register.</li> <li>0: No parity error</li> <li>1: Parity error</li> </ul>

Table 57. SCISR register description (continued)

57

### Control register 1 (SCICR1)

SCICR1					Rese	et value: x000	0000 (x0h)
7	6	5	4	3	2	1	0
R8	Т8	SCID	М	WAKE	PCE	PS	PIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 58.

### SCICR1 register description

Bit	Bit name	Function
7	R8	Receive data bit 8 This bit is used to store the 9th bit of the received word when $M = 1$ .
6	Т8	Transmit data bit 8 This bit is used to store the 9th bit of the transmitted word when $M = 1$ .
5	SCID	Disabled for low power consumption When this bit is set the SCI prescalers and outputs are stopped at the end of the current byte transfer in order to reduce power consumption.This bit is set and cleared by software. 0: SCI enabled 1: SCI prescaler and outputs disabled
4	М	<ul> <li>Word length</li> <li>This bit determines the word length. It is set or cleared by software.</li> <li>0: 1 Start bit, 8 Data bits, 1 Stop bit</li> <li>1: 1 Start bit, 9 Data bits, 1 Stop bit</li> <li>Note: The M bit must not be modified during a data transfer (both transmission and reception).</li> </ul>
3	WAKE	Wake up method This bit determines the SCI wake up method, it is set or cleared by software. 0: Idle line 1: Address mark
2	PCE	<ul> <li>Parity control enable</li> <li>This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).</li> <li>O: Parity control disabled</li> <li>1: Parity control enabled</li> </ul>



Bit	Bit name	Function
1	PS	<ul> <li>Parity selection</li> <li>This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.</li> <li>0: Even parity</li> <li>1: Odd parity</li> </ul>
0	PIE	<ul> <li>Parity interrupt enable</li> <li>This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). It is set and cleared by software.</li> <li>0: Parity error interrupt disabled</li> <li>1: Parity error interrupt enabled</li> </ul>

Table 58.	SCICR1	register	description	(continued)
	00.0	109.0.0	accomption	(oomaoa)

### Control register 2 (SCICR2)

SCICF	2					Rese	t value: 0000	0000 (00h) 0000
7		6	5	4	3	2	1	0
TIE	E TO	CIE	RIE	ILIE	TE	RE	RWU	SBK
R/V	V R	/W	R/W	R/W	R/W	R/W	R/W	R/W

### Table 59. SCICR2 register description

Bit	Bit name	Function
7	TIE	Transmitter interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TDRE = 1 in the SCISR register
6	TCIE	Transmission complete interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TC = 1 in the SCISR register
5	RIE	Receiver interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever OR = 1 or RDRF = 1 in the SCISR register
4	ILIE	Idle line interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever IDLE = 1 in the SCISR register



Bit	Bit name	Function
3	TE	<ul> <li>Transmitter enable</li> <li>This bit enables the transmitter. It is set and cleared by software.</li> <li>0: Transmitter is disabled</li> <li>1: Transmitter is enabled</li> <li>Note 1: During transmission, an '0' pulse on the TE bit ('0' followed by '1') sends a preamble (idle line) after the current word.</li> <li>Note 2: When TE is set there is a 1 bit-time delay before the transmission starts.</li> <li>Caution The TDO pin is free for general purpose I/O only when the TE and RE bits are both cleared (or if TE is never set).</li> </ul>
2	RE	Receiver enable This bit enables the receiver. It is set and cleared by software. 0: Receiver is disabled 1: Receiver is enabled and begins searching for a start bit
1	RWU	<ul> <li>Receiver wake up</li> <li>This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake up sequence is recognized.</li> <li>0: Receiver in active mode</li> <li>1: Receiver in mute mode</li> <li>Note: Before selecting mute mode (setting the RWU bit), the SCI must receive some data first, otherwise it cannot function in mute mode with wake up by idle line detection.</li> </ul>
0	SBK	<ul> <li>Send break</li> <li>This bit set is used to send break characters. It is set and cleared by software.</li> <li>0: No break character is transmitted</li> <li>1: Break characters are transmitted</li> <li>Note: If the SBK bit is set to '1' and then to '0', the transmitter sends a BREAK word at the end of the current word.</li> </ul>

#### Table 59. SCICR2 register description (continued)

### Data register (SCIDR)

Contains the received or transmitted data character, depending on whether it is read from or written to.

SCIDR						Reset valu	e: undefined	
7	6	5	4	3	2	1	0	
DR[7:0]								
R/W								

The data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see *Figure 57: SCI block diagram on page 122*).

The RDR register provides the parallel interface between the input shift register and the internal bus (see *Figure 57*).



### Baud rate register (SCIBRR)

SCIBRR					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
SCP	SCP[1:0] SCT[2:0]					SCR[2:0]	
R/W			R/W			R/W	

### Table 60. SCIBRR register description

Bit	Bit name	Function
7:6	SCP[1:0]	First SCI prescaler These 2 prescaling bits allow several standard clock division ranges: 00: PR prescaling factor = 1 01: PR prescaling factor = 3 10: PR prescaling factor = 4 11: PR prescaling factor = 13
5:3	SCT[2:0]	SCI transmitter rate divisor These 3 bits, in conjunction with the SCP1 and SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock in conventional baud rate generator mode: 000: TR dividing factor = 1 001: TR dividing factor = 2 010: TR dividing factor = 4 011: TR dividing factor = 8 100: TR dividing factor = 16 101: TR dividing factor = 32 110: TR dividing factor = 64 111: TR dividing factor = 128
2:0	SCR[2:0]	SCI receiver rate divisor These 3 bits, in conjunction with the SCP[1:0] bits define the total division applied to the bus clock to yield the receive rate clock in conventional baud rate generator mode: 000: RR dividing factor = 1 001: RR dividing factor = 2 010: RR dividing factor = 4 011: RR dividing factor = 8 100: RR dividing factor = 16 101: RR dividing factor = 32 110: RR dividing factor = 64 111: RR dividing factor = 128

57

### Extended receive prescaler division register (SCIERPR)

Allows setting of the extended prescaler rate division factor for the receive circuit.




Table 61.	SCIERPR	register	description
-----------	---------	----------	-------------

Bit	Bit name	Function
7:0	ERPR[7:0]	8-bit extended receive prescaler register The extended baud rate generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see <i>Figure 59: SCI baud rate and</i> <i>extended prescaler block diagram on page 128</i> ) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255). The extended baud rate generator is not used after a reset.

### Extended transmit prescaler division register (SCIETPR)

Allows setting of the external prescaler rate division factor for the transmit circuit.

SCIETPR

Reset value: 0000 0000 (00h)

7	6	5	4	3	2	1	0	
ETPR[7:0]								

R/W

### Table 62. SCIETPR register description

Bit	Bit name	Function
7:0	ETPR[7:0]	8-bit extended transmit prescaler register The extended baud rate generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see <i>Figure 59</i> ) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255). The extended baud rate generator is not used after a reset.

140/220



### **Baud rate selection**

			Co	onditions			
Symbol	Parameter	f <sub>CPU</sub>	Accuracy vs. standard	Prescaler	Standard	Baud rate	Unit
f <sub>Tx</sub> f <sub>Rx</sub>	Communication frequency	8 MHz		Conventional mode TR (or RR)=128, PR=13 TR (or RR)=32, PR=13 TR (or RR)=16, PR=13 TR (or RR)=8, PR=13 TR (or RR)=4, PR=13 TR (or RR)=16, PR=3 TR (or RR)=2, PR=13 TR (or RR)=1, PR=13	300 1200 2400 4800 9600 10400 19200 38400	~300.48 ~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77 ~38461.54	Hz
			~0.79%	Extended mode ETPR (or ERPR) = 35, TR (or RR) = 1, PR = 1	14400	~14285.71	

SCI register map and reset values

Table 04. Sol register map and reset values	Table 64.	SCI register map and reset values
---	-----------	-----------------------------------

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0050h	SCISR	TDRE	TC	RDRF	IDLE	OR	NF	FE	PE
	Reset value	1	1	0	0	0	0	0	0
0051h	SCIDR Reset value	MSB x	x	x	x	x	x	x	LSB x
0052h	SCIBRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
	Reset value	0	0	0	0	0	0	0	0
0053h	SCICR1	R8	Т8	SCID	M	WAKE	PCE	PS	PIE
	Reset value	x	0	0	0	0	0	0	0
0054h	SCICR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
	Reset value	0	0	0	0	0	0	0	0
0055h	SCIERPR Reset value	MSB 0	0	0	0	0	0	0	LSB 0
0057h	SCIPETPR Reset value	MSB 0	0	0	0	0	0	0	LSB 0

57

### 10.7 I<sup>2</sup>C bus interface (I<sup>2</sup>C)

### 10.7.1 Introduction

The I<sup>2</sup>C bus interface serves as an interface between the microcontroller and the serial I<sup>2</sup>C bus. It provides both multimaster and slave functions, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing. It supports fast I<sup>2</sup>C mode (400 kHz).

### 10.7.2 Main features

- Parallel-bus/I<sup>2</sup>C protocol converter
- Multimaster capability
- 7-bit/10-bit addressing
- SMBus V1.1 compliant
- Transmitter/receiver flag
- End-of-byte transmission flag
- Transfer problem detection

### I<sup>2</sup>C master features

- Clock generation
- I<sup>2</sup>C bus busy flag
- Arbitration lost flag
- End of byte transmission flag
- Transmitter/receiver flag
- Start bit detection flag
- Start and stop generation

### I<sup>2</sup>C slave features

- Stop bit detection
- I<sup>2</sup>C bus busy flag
- Detection of misplaced start or stop condition
- Programmable I<sup>2</sup>C address detection
- Transfer problem detection
- End-of-byte transmission flag
- Transmitter/receiver flag

### 10.7.3 General description

In addition to receiving and transmitting data, this interface converts it from serial to parallel format and from parallel to serial format, using either an interrupt or polled handshake. The interrupts are enabled or disabled by software. The interface is connected to the  $I^2C$  bus by a data pin (SDAI) and by a clock pin (SCLI). It can be connected both with a standard  $I^2C$  bus and a fast  $I^2C$  bus. This selection is made by software.



### **Mode selection**

The interface can operate in the four following modes:

- Slave transmitter/receiver
- Master transmitter/receiver

By default, it operates in slave mode.

The interface automatically switches from slave to master after it generates a start condition and from master to slave in case of arbitration loss or a stop generation, allowing then Multimaster capability.

### **Communication flow**

In master mode, it initiates a data transfer and generates the clock signal. A serial data transfer always begins with a start condition and ends with a stop condition. Both start and stop conditions are generated in master mode by software.

In slave mode, the interface is capable of recognizing its own address (7- or 10-bit), and the general call address. The general call address detection may be enabled or disabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the start condition contain the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to *Figure 61*.




Figure 61. I<sup>2</sup>C bus protocol

Acknowledge may be enabled and disabled by software.

The I<sup>2</sup>C interface address and/or general call address can be selected by software.

The speed of the  $I^2C$  interface may be selected between standard (up to 100 kHz) and fast  $I^2C$  (up to 400 kHz).

### **SDA/SCL** line control

### **Transmitter mode**

The interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the data register.

### **Receiver mode**


The interface holds the clock line low after reception to wait for the microcontroller to read the byte in the data register.

The SCL frequency ( $f_{SCL}$ ) is controlled by a programmable clock divider which depends on the  $I^2C$  bus mode.

When the I<sup>2</sup>C cell is enabled, the SDA and SCL ports must be configured as floating inputs. In this case, the value of the external pull-up resistor used depends on the application.

When the I<sup>2</sup>C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins.

Figure 62. I<sup>2</sup>C interface block diagram



#### 10.7.4 Functional description

Refer to the CR, SR1 and SR2 registers in Section 10.7.7 for the bit definitions.

By default the I<sup>2</sup>C interface operates in slave mode (M/SL bit is cleared) except when it initiates a transmit or receive sequence.

First the interface frequency must be configured using the FRi bits in the OAR2 register.

#### Slave mode

As soon as a start condition is detected, the address is received from the SDA line and sent to the shift register; then it is compared with the address of the interface or the general call address (if selected by software).

Note: In 10-bit addressing mode, the comparison includes the header sequence (11110xx0) and the two most significant bits of the address.

**Header matched** (10-bit mode only): The interface generates an acknowledge pulse if the ACK bit is set.

Address not matched: The interface ignores it and waits for another start condition.

Address matched: The interface generates in sequence:

- An acknowledge pulse if the ACK bit is set
- EVF and ADSL bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register, **holding the SCL line low** (see *Figure 63: Transfer sequencing* EV1).

Next, in 7-bit mode read the DR register to determine from the least significant bit (data direction bit) if the slave must enter receiver or transmitter mode.

In 10-bit mode, after receiving the address sequence the slave is always in receive mode. It will enter transmit mode on receiving a repeated start condition followed by the header sequence with matching address bits and the least significant bit set (11110xx1).

#### Slave receiver

Following the address reception and after the SR1 register has been read, the slave receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- An acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, holding the SCL line low (see *Figure 63: Transfer sequencing* EV2).

#### **Slave transmitter**

Following the address reception and after SR1 register has been read, the slave sends bytes from the DR register to the SDA line via the internal shift register.

The slave waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see *Figure 63: Transfer sequencing* EV3).

When the acknowledge pulse is received, the EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.



#### Closing slave communication

After the last data byte is transferred, a stop condition is generated by the master. The interface detects this condition and sets the EVF and STOPF bits with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR2 register (see *Figure 63: Transfer sequencing* EV4).

#### **Error cases**

• **BERR**: Detection of a stop or a start condition during a byte transfer. In this case, the EVF and the BERR bits are set with an interrupt if the ITE bit is set.

If it is a stop then the interface discards the data, released the lines and waits for another Start condition.

If it is a start then the interface discards the data and waits for the next slave address on the bus.

• **AF**: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set with an interrupt if the ITE bit is set.

The AF bit is cleared by reading the  $I^2$ CSR2 register. However, if read before the completion of the transmission, the AF flag will be set again, thus possibly generating a new interrupt. Software must ensure either that the SCL line is back at 0 before reading the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse of a transmitted byte.

Note: In case of errors, the SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. While AF = 1, the SCL line may be held low due to SB or BTF flags that are set at the same time. It is then necessary to release both lines by software.

#### How to release the SDA/SCL lines

Set and subsequently clear the STOP bit while BTF is set. The SDA/SCL lines are released after the transfer of the current byte.

#### **SMBus compatibility**

The ST7 I<sup>2</sup>C is compatible with the SMBus V1.1 protocol. It supports all SMBus addressing modes, SMBus bus protocols and CRC-8 packet error checking. Refer to *SMBus slave driver for ST7 I<sup>2</sup>C peripheral* (AN1713).

#### Master mode

To switch from default slave mode to master mode a start condition generation is needed.

#### Start condition

Setting the START bit while the BUSY bit is cleared causes the interface to switch to master mode (M/SL bit set) and generates a start condition.

Once the start condition is sent, the EVF and SB bits are set by hardware with an interrupt if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register with the slave address, **holding the SCL line low** (see *Figure 63: Transfer sequencing* EV5).



#### Slave address transmission

Next, the slave address is sent to the SDA line via the internal shift register.

In 7-bit addressing mode, one address byte is sent.

In 10-bit addressing mode, sending the first byte including the header sequence causes the EVF bit to be set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register, holding the SCL line low (see *Figure 63: Transfer sequencing* EV9).

Then the second address byte is sent by the interface.

After completion of this transfer (and acknowledge from the slave if the ACK bit is set), the EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the CR register (for example set PE bit), **holding the SCL line low** (see *Figure 63: Transfer sequencing* EV6).

Next, the master must enter receiver or transmitter mode.

Note:

In 10-bit addressing mode, to switch the master to receiver mode, software must generate a repeated start condition and resend the header sequence with the least significant bit set (11110xx1).

#### **Master receiver**

Following the address transmission and after SR1 and CR registers have been accessed, the master receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, holding the SCL line low (see *Figure 63: Transfer sequencing* EV7).

To close the communication: Before reading the last byte from the DR register, set the STOP bit to generate the stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

Note: In order to generate the non-acknowledge pulse after the last received data byte, the ACK bit must be cleared just before reading the second last data byte.

#### Master transmitter

Following the address transmission and after SR1 register has been read, the master sends bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, holding the SCL line low (see *Figure 63: Transfer sequencing* EV8).

When the acknowledge bit is received, the interface sets the EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: After writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).



#### Error cases

- **BERR**: Detection of a stop or a start condition during a byte transfer. In this case, the EVF and BERR bits are set by hardware with an interrupt if ITE is set. Note that BERR will not be set if an error is detected during the first or second pulse of each 9-bit transaction:
  - Single master mode

If a start or stop is issued during the first or second pulse of a 9-bit transaction, the BERR flag will not be set and transfer will continue however the BUSY flag will be reset. To work around this, slave devices should issue a NACK when they receive a misplaced start or stop. The reception of a NACK or BUSY by the master in the middle of communication makes it possible to re-initiate transmission.

#### Multimaster mode


Normally the BERR bit would be set whenever unauthorized transmission takes place while transfer is already in progress. However, an issue will arise if an external master generates an unauthorized start or stop while the  $I^2C$  master is on the first or second pulse of a 9-bit transaction. It is possible to work around this by polling the BUSY bit during  $I^2C$  master mode transmission. The resetting of the BUSY bit can then be handled in a similar manner as the BERR flag being set.

- **AF**: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set by hardware with an interrupt if the ITE bit is set. To resume, set the start or stop bit. The AF bit is cleared by reading the I<sup>2</sup>CSR2 register. However, if read before the completion of the transmission, the AF flag will be set again, thus possibly generating a new interrupt. Software must ensure either that the SCL line is back at 0 before reading the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse of a transmitted byte.
- **ARLO:** Detection of an arbitration lost condition. In this case the ARLO bit is set by hardware (with an interrupt if the ITE bit is set and the interface goes automatically back to slave mode (the M/SL bit is cleared).
- Note: In all the above cases, the SCL line is not held low. However, the SDA line can remain low due to possible '0' bits transmitted last. It is then necessary to release both lines by software.



57

#### Figure 63. Transfer sequencing




149/220


#### 10.7.5 Low power modes

Table 65.Effect of low power modes on I<sup>2</sup>C

Mode	Effect
Wait	No effect on I <sup>2</sup> C interface. I <sup>2</sup> C interrupts cause the device to exit from wait mode.
Halt	$I^2C$ registers are frozen. In halt mode, the $I^2C$ interface is inactive and does not acknowledge data on the bus. The $I^2C$ interface resumes operation when the MCU is woken up by an interrupt with 'exit from halt mode' capability.

#### 10.7.6 Interrupts





1. EVF can also be set by EV6 or an error from the SR2 register.

#### Table 66. I<sup>2</sup>C interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from wait	Exit from halt
10-bit address sent event (master mode)	ADD10			
End of byte transfer event	BTF			
Address matched event (slave mode)	ADSEL			
Start bit generation event (master mode)	SB	ITE	Yes	No
Acknowledge failure event	AF		165	INO
Stop detection event (slave mode)	STOPF			
Arbitration lost event (multimaster configuration)	ARLO			
Bus error event	BERR	]		


Note:

The  $l^2C$  interrupt events are connected to the same interrupt vector (see Chapter 7: Interrupts). They generate an interrupt if the corresponding enable control bit is set and the *I*-bit in the CC register is reset (RIM instruction).



#### 10.7.7 Register description

I<sup>2</sup>C control register (CR)



Bit	Name	Function
7:6	-	Reserved, forced to 0 by hardware.
5	PE	Peripheral enable This bit is set and cleared by software. 0: Peripheral disabled 1: Master/slave capability Note 1: When $PE = 0$ , all the bits of the CR register and the SR register except the STOP bit are reset. All outputs are released while $PE = 0$ Note 2: When $PE = 1$ , the corresponding I/O pins are selected by hardware as alternate functions. Note 3: To enable the $l^2C$ interface, write the CR register <b>TWICE</b> with $PE = 1$ as the first write only activates the interface (only PE is set).
4	ENGC	<ul> <li>Enable general call</li> <li>This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE = 0). The 00h general call address is acknowledged (01h ignored).</li> <li>0: General call disabled</li> <li>1: General call enabled</li> <li>Note: In accordance with the I<sup>2</sup>C standard, when GCAL addressing is enabled, an I<sup>2</sup>C slave can only receive data. It will not transmit data to the master.</li> </ul>
3	START	Generation of a start condition This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE = 0) or when the start condition is sent (with interrupt generation if ITE = 1). In master mode 0: No start generation In slave mode 0: No start generation 1: Start generation 1: Start generation when the bus is free
2	ACK	<ul> <li>Acknowledge enable</li> <li>This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE = 0).</li> <li>0: No acknowledge returned</li> <li>1: Acknowledge returned after an address byte or a data byte is received</li> </ul>

#### Table 67. CR register description



Bit	Name	Function
1	STOP	<ul> <li>Generation of a stop condition</li> <li>This bit is set and cleared by software. It is also cleared by hardware in master mode.</li> <li><i>Note: This bit is not cleared when the interface is disabled (PE = 0).</i></li> <li>In master mode</li> <li>0: No stop generation</li> <li>1: Stop generation after the current byte transfer or after the current start condition is sent. The STOP bit is cleared by hardware when the stop condition is sent.</li> <li>In slave mode</li> <li>0: No stop generation</li> <li>1: Release the SCL and SDA lines after the current byte transfer (BTF = 1). In this mode the STOP bit has to be cleared by software.</li> </ul>
0	ITE	Interrupt enable This bit is set and cleared by software and cleared by hardware when the interface is disabled (PE = 0). 0: Interrupts disabled 1: Interrupts enabled Refer to <i>Figure 64: Interrupt control logic diagram on page 150</i> and <i>Table 66: I2C</i> <i>interrupt control/wake-up capability on page 150</i> for the relationship between the events and the interrupt. SCL is held low when the ADD10, SB, BTF or ADSL flags or an EV6 event (see <i>Figure 63: Transfer sequencing on page 149</i> ) is detected.

Table 67. CR register description (continued)

#### I<sup>2</sup>C status register 1 (SR1)

SR1					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
EVF	ADD10	TRA	BUSY	BTF	ADSL	M/SL	SB
RO	RO	RO	RO	RO	RO	RO	RO

#### Table 68. SR1 register description

Bit	Name	Function
7	EVF	Event flag This bit is set by hardware as soon as an event occurs. It is cleared by software reading the SR2 register in case of an error event or as described in <i>Figure 63:</i> <i>Transfer sequencing on page 149.</i> It is also cleared by hardware when the interface is disabled (PE = 0). 0: No event 1: One of the following events has occurred: BTF = 1 (byte received or transmitted) ADSL = 1 (address matched in slave mode while ACK = 1) SB = 1 (start condition generated in Master mode) AF = 1 (no acknowledge received after byte transmission) STOPF = 1 (stop condition detected in slave mode) ARLO = 1 (arbitration lost in master mode) BERR = 1 (bus error, misplaced start or stop condition detected) ADD10 = 1 (master has sent header byte) Address byte successfully transmitted in master mode



Table	able 68. SR1 register description (continued)				
Bit	Name	Function			
6	ADD10	<ul> <li>10-bit addressing in master mode</li> <li>This bit is set by hardware when the master has sent the first byte in 10-bit address mode. It is cleared by software reading SR2 register followed by a write in the DR register of the second address byte. It is also cleared by hardware when the peripheral is disabled (PE = 0).</li> <li>0: No ADD10 event occurred.</li> <li>1: Master has sent first address byte (header)</li> </ul>			
5	TRA	<ul> <li>Transmitter/receiver</li> <li>When BTF is set, TRA = 1 if a data byte has been transmitted. It is cleared automatically when BTF is cleared. It is also cleared by hardware after detection of stop condition (STOPF = 1), loss of bus arbitration (ARLO = 1) or when the interface is disabled (PE = 0).</li> <li>0: Data byte received (if BTF = 1)</li> <li>1: Data byte transmitted</li> </ul>			
4	BUSY	<ul> <li>Bus busy</li> <li>This bit is set by hardware on detection of a start condition and cleared by hardware on detection of a stop condition. It indicates a communication in progress on the bus. The BUSY flag of the I<sup>2</sup>CSR1 register is cleared if a bus error occurs.</li> <li>0: No communication on the bus</li> <li>1: Communication ongoing on the bus</li> <li>Note: The BUSY flag is NOT updated when the interface is disabled (PE = 0). This can have consequences when operating in multimaster mode: A second active I<sup>2</sup>C master commencing a transfer with an unset BUSY bit can cause a conflict resulting in lost data. A software workaround consists of checking that the I<sup>2</sup>C is not busy before enabling the I<sup>2</sup>C multimaster cell.</li> </ul>			
3	BTF	Byte transfer finished This bit is set by hardware as soon as a byte is correctly received or transmitted with interrupt generation if ITE = 1. It is cleared by software reading SR1 register followed by a read or write of DR register. It is also cleared by hardware when the interface is disabled (PE = 0). Following a byte transmission, this bit is set after reception of the acknowledge clock pulse. In case an address byte is sent, this bit is set only after the EV6 event (see <i>Figure 63: Transfer sequencing on page 149</i> ). BTF is cleared by reading SR1 register followed by writing the next byte in DR register. Following a byte reception, this bit is set after transmission of the acknowledge clock pulse if ACK = 1. BTF is cleared by reading SR1 register followed by reading the byte from DR register. The SCL line is held low while BTF = 1. 0: Byte transfer not done 1: Byte transfer succeeded			
2	ADSL	Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with the OAR register content or a general call is recognized. An interrupt is generated if ITE = 1. It is cleared by software reading SR1 register or by hardware when the interface is disabled (PE = 0). The SCL line is held low while ADSL = 1. 0: Address mismatched or not received 1: Received address matched			


Table 68.	SR1	register	descri	ption (	(continued)	)
	••••					,



Table 68.         SR1 register description (continued)					
Bit	Name	Function			
1	M/SL	Master/slave This bit is set by hardware as soon as the interface is in master mode (writing START = 1). It is cleared by hardware after detecting a stop condition on the bus or a loss of arbitration (ARLO = 1). It is also cleared when the interface is disabled (PE = 0). 0: Slave mode 1: Master mode			
0	SB	<ul> <li>Start bit (master mode)</li> <li>This bit is set by hardware as soon as the start condition is generated (following a write START = 1). An interrupt is generated if ITE = 1. It is cleared by software reading SR1 register followed by writing the address byte in DR register. It is also cleared by hardware when the interface is disabled (PE = 0).</li> <li>0: No start condition</li> <li>1: Start condition generated</li> </ul>			

#### Table 68. SR1 register description (continued)

#### I<sup>2</sup>C status register 2 (SR2)



#### Table 69. SR2 register description

Bit	Name	Function				
7:5	-	Reserved, forced to 0 by hardware				
4	AF	<ul> <li>Acknowledge failure</li> <li>This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE = 1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE = 0). The SCL line is not held low while AF = 1 but by other flags (SB or BTF) that are set at the same time.</li> <li>0: No acknowledge failure</li> <li>1: Acknowledge failure</li> <li>Note: When an AF event occurs, the SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. It is then necessary to release both lines by software.</li> </ul>				
3	STOPF	Stop detection (slave mode) This bit is set by hardware when a stop condition is detected on the bus after an acknowledge (if ACK = 1). An interrupt is generated if ITE = 1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE = 0). The SCL line is not held low while STOPF = 1. 0: No stop condition detected 1: Stop condition detected				



Bit	Name	Function
2	ARLO	<ul> <li>Arbitration lost</li> <li>This bit is set by hardware when the interface loses the arbitration of the bus to another master. An interrupt is generated if ITE = 1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE = 0).</li> <li>After an ARLO event the interface switches back automatically to slave mode (M/SL = 0). The SCL line is not held low while ARLO = 1.</li> <li>0: No arbitration lost detected</li> <li>1: Arbitration lost detected</li> <li>Note: In a multimaster environment, when the interface is configured in master receive mode it does not perform arbitration during the reception of the acknowledge bit. Mishandling of the ARLO bit from the l<sup>2</sup>CSR2 register may occur when a second master simultaneously requests the same data from the same slave and the l<sup>2</sup>C master does not acknowledge the data. The ARLO bit is then left at 0 instead of being set.</li> </ul>
1	BERR	<ul> <li>Bus error</li> <li>This bit is set by hardware when the interface detects a misplaced start or stop condition. An interrupt is generated if ITE = 1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE = 0). The SCL line is not held low while BERR = 1.</li> <li>0: No misplaced start or stop condition</li> <li>1: Misplaced start or stop condition</li> <li>Note: If a bus error occurs, a stop or a repeated start condition should be generated by the Master to re-synchronize communication, get the transmission acknowledged and the bus released for further communication.</li> </ul>
0	GCAL	<ul> <li>General call (slave mode)</li> <li>This bit is set by hardware when a general call address is detected on the bus while ENGC = 1. It is cleared by hardware detecting a stop condition (STOPF = 1) or when the interface is disabled (PE = 0).</li> <li>0: No general call address detected on bus</li> <li>1: General call address detected on bus</li> </ul>

www.bdtic.com/ST

57

#### I<sup>2</sup>C clock control register (CCR)

CCR					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
FM/SM		CC[6:0]					
R/W				R/W			

Table 70.	CCR register description
-----------	--------------------------

Bit	Name	Function		
7	FM/SM	<ul> <li>Fast/standard I<sup>2</sup>C mode</li> <li>This bit is set and cleared by software. It is not cleared when the interface is disabled (PE = 0).</li> <li>0: Standard I<sup>2</sup>C mode</li> <li>1: Fast I<sup>2</sup>C mode</li> </ul>		
6:0	CC[6:0]	7-bit clock divider These bits select the speed of the bus ( $f_{SCL}$ ) depending on the I <sup>2</sup> C mode. They are not cleared when the interface is disabled (PE = 0). Refer to <i>Chapter 12: Electrical</i> <i>characteristics</i> for the table of values. <i>Note: The programmed</i> $f_{SCL}$ assumes no load on SCL and SDA lines.		

#### I<sup>2</sup>C data register (DR)

DR Reset value: 0000 000								
7	6	5	4	3	2	1	0	
D[7:0]								
R/W								

#### Table 71. DR register description

Bit	Name	Function
7:0	D[7:0]	<ul> <li>8-bit data register</li> <li>These bits contain the byte to be received or transmitted on the bus.</li> <li>Transmitter mode: Byte transmission starts automatically when the software writes in the DR register.</li> <li>Receiver mode: The first data byte is received automatically in the DR register using the least significant bit of the address. Then, the following data bytes are received one by one after reading the DR register.</li> </ul>



#### I<sup>2</sup>C own address register (OAR1)


OAR1						Reset value: 0000 0000 (00h)		
7	6	5	4	3	2	1	0	
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	
R/W	R/W							

#### Table 72. OAR1 register description

Bit	Name	Function				
ы	Name	7-bit addressing mode	10-bit addressing mode			
7:1	ADD[7:1]	Interface address These bits define the $I^2C$ bus address of the interface. They are not cleared when the interface is disabled (PE = 0).				
0	ADD0	Address direction bit This bit is 'don't care', the interface acknowledges either 0 or 1. It is not cleared when the interface is disabled (PE = 0). Address 01h is always ignored.	Not applicable			
7:0	ADD[7:0]	Not applicable	Interface address These are the least significant bits of the $I^2C$ bus address of the interface. They are not cleared when the interface is disabled (PE = 0).			

57

#### I<sup>2</sup>C own address register (OAR2)



#### Table 73. OAR2 register description

Bit	Name	Function
7:6	FR[1:0]	Frequency bits These bits are set by software only when the interface is disabled (PE = 0). To configure the interface to I <sup>2</sup> C specified delays, select the value corresponding to the CPU frequency $f_{CPU}$ . 00: $f_{CPU} < 6$ MHz 01: $f_{CPU} = 6$ to 8 MHz
5:3	-	Reserved
2:1	ADD[9:8]	Interface address These are the most significant bits of the $I^2C$ bus address of the interface (10-bit mode only). They are not cleared when the interface is disabled (PE = 0).
0	-	Reserved

#### Table 74. I<sup>2</sup>C register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0018h	l <sup>2</sup> CCR Reset value	0	0	PE 0	ENGC 0	START 0	ACK 0	STOP 0	ITE 0
0019h	l <sup>2</sup> CSR1 Reset value	EVF 0	ADD10 0	TRA 0	BUSY 0	BTF 0	ADSL 0	M/SL 0	SB 0
001Ah	I <sup>2</sup> CSR2 Reset value	0	0	0	AF 0	STOPF 0	ARLO 0	BERR 0	GCAL 0
001Bh	I <sup>2</sup> CCCR Reset value	FM/SM 0	CC6 0	CC5 0	CC4 0	CC3 0	CC2 0	CC1 0	CC0 0
001Ch	I <sup>2</sup> COAR1 Reset value	ADD7 0	ADD6 0	ADD5 0	ADD4 0	ADD3 0	ADD2 0	ADD1 0	ADD0 0
001Dh	I <sup>2</sup> COAR2 Reset value	FR1 0	FR0 1	0	0	0	ADD9 0	ADD8 0	0
001Eh	l <sup>2</sup> CDR Reset value	MSB 0	0	0	0	0	0	0	LSB 0



#### 10.8 10-bit A/D converter (ADC)

#### 10.8.1 Introduction

The on-chip analog to digital converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 16 different sources.


The result of the conversion is stored in a 10-bit data register. The A/D converter is controlled through a control/status register.

#### 10.8.2 Main features

- 10-bit conversion
- Up to 16 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 65: ADC block diagram on page 159.

#### Figure 65. ADC block diagram



51

#### 10.8.3 Functional description

The conversion is monotonic, meaning that the result never decreases if the analog input does not decrease and never increases if the analog input does not increase.

If the input voltage ( $V_{AIN}$ ) is greater than  $V_{AREF}$  (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage ( $V_{AIN}$ ) is lower than  $V_{SSA}$  (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and ADCDRL registers. The accuracy of the conversion is described in *Section 12: Electrical characteristics on page 173*.

 $R_{AIN}$  is the maximum recommended impedance for an analog input signal. If the impedance is too high, this results in a loss of accuracy due to leakage and sampling not being completed in the allotted time.

#### A/D converter configuration

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to *Section 9: I/O ports on page 56.* Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register select the CS[3:0] bits to assign the analog channel to convert.

#### Starting the conversion

In the ADCCSR register set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The EOC bit is set by hardware
- The result is in the ADCDR register

A read to the ADCDRH or a write to any bit of the ADCCSR register resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRL register
- 3. Read the ADCDRH register. This clears EOC automatically

Note: The data is not latched, so both the low and the high data register must be read before the next conversion is complete, so it is recommended to disable interrupts while reading the conversion result.

To read only 8 bits, perform the following steps:

- 1. Poll the EOC bit
- 2. Read the ADCDRH register. This clears EOC automatically



#### Changing the conversion channel

The application can change channels during conversion. When software modifies the CH[3:0] bits in the ADCCSR register, the current conversion is stopped, the EOC bit is cleared, and the A/D converter starts converting the newly selected channel.

#### 10.8.4 Low power modes

*Note:* The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed.

Table 75. Effect of low pow	er modes on 10-bit ADC
-----------------------------	------------------------

Mode	Description
Wait	No effect on A/D converter
Halt	A/D converter disabled. After wake-up from halt mode, the A/D converter requires a stabilization time t <sub>STAB</sub> (see <i>Section 12: Electrical characteristics on page 173</i> ) before accurate conversions can be performed.

#### 10.8.5 Interrupts

None.

#### 10.8.6 10-bit ADC registers

#### Control/status register (ADCCSR)

ADCCSR			Reset value: 0000 0000 (00h)				
7	6	5	4	3	2	1	0
EOC	SPEED	ADON	Reserved	CH[3:0]			
RO	R/W	R/W	-		R/	W	

#### Table 76. ADCCSR register description

Bit	Bit name	Function
7	EOC	<ul> <li>End of conversion</li> <li>This bit is set by hardware. It is cleared by hardware when software reads the ADCDRH register or writes to any bit of the ADCCSR register.</li> <li>0: Conversion is not complete</li> <li>1: Conversion complete</li> </ul>
6	SPEED	ADC clock selection This bit is set and cleared by software. 0: $f_{ADC} = f_{CPU}/4$ 1: $f_{ADC} = f_{CPU}/2$
5	ADON	<ul><li>A/D converter on</li><li>This bit is set and cleared by software.</li><li>0: Disable ADC and stop conversion</li><li>1: Enable ADC and start conversion</li></ul>



161/220

Bit	Bit name	Function					
4	-	Reserved, must be kept cleared.					
3:0	CH[3:0]	Channel selection These bits are set and cleared by software. They select the analog input to convert: 0000: channel pin = AIN0 0001: channel pin = AIN1 0010: channel pin = AIN2 0011: channel pin = AIN2 0011: channel pin = AIN3 0100: channel pin = AIN4 0101: channel pin = AIN5 0110: channel pin = AIN7 1000: channel pin = AIN7 1000: channel pin = AIN8 1001: channel pin = AIN9 1010: channel pin = AIN10 1011: channel pin = AIN11 1100: channel pin = AIN12 1101: channel pin = AIN13 1110: channel pin = AIN14 1111: channel pin = AIN15 Note: The number of channels is device dependent. Refer to Section 2: Package pinout and pin description on page 15.					

Table 76.	ADCCSR register description (continued)	
	Abooon register description (continued)	

#### Data register (ADCDRH)

ADCDRH					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
D[9:2]							
RO							

#### Table 77. ADCDRH register description

Bit	Bit name	Function
7:0	D[9:2]	MSB of converted analog value



#### Data register (ADCDRL)

ADCDRL					Rese	t value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
Reserved						D[	1:0]
						F	80

#### Table 78. ADCDRL register description

Bit	Bit name	Function
7:2	-	Reserved, must be kept cleared
1:0	D[1:0]	LSB of converted analog value

#### ADC register map and reset value

#### Table 79. ADC register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0070h	ADCCSR Reset value	EOC 0	SPEED 0	ADON 0	0	CH3 0	CH2 0	CH1 0	CH0 0
0071h	ADCDRH Reset value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0
0072h	ADCDRL Reset value	0	0	0	0	0	0	D1 0	D0 0



### 11 Instruction set

#### 11.1 CPU addressing modes

The CPU features 17 different addressing modes which can be classified in 7 main groups (see *Table 80*).

Addressing mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

 Table 80.
 CPU addressing mode groups

The CPU instruction set is designed to minimize the number of bytes required per instruction. To do so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h - 00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 assembler optimizes the use of long and short addressing modes.



	Mode		Syntax	Destination	Pointer address	Pointer size	Length (bytes)
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

Table 81. CPU addressing mode overview



165/220

#### 11.1.1 Inherent instructions

All inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent Instruction	Function
NOP	No operation
TRAP	S/W interrupt
WFI	Wait for interrupt (low power mode)
HALT	Halt oscillator (lowest power mode)
RET	Sub-routine return
IRET	Interrupt sub-routine return
SIM	Set interrupt mask (level 3)
RIM	Reset interrupt mask (level 0)
SCF	Set carry flag
RCF	Reset carry flag
RSP	Reset stack pointer
LD	Load
CLR	Clear
PUSH/POP	Push/pop to/from the stack
INC/DEC	Increment/decrement
TNZ	Test negative or zero
CPL, NEG	1 or 2 complement
MUL	Byte multiplication
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles

Table 82. Inherent instructions

#### 11.1.2 Immediate instructions

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate Instruction	Function
LD	Load
СР	Compare
BCP	Bit compare
AND, OR, XOR	Logical operations
ADC, ADD, SUB, SBC	Arithmetic operations



#### 11.1.3 Direct instructions

In direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two sub-modes:

- Direct instructions (short)
   The address is a byte, thus requiring only one byte after the opcode, but only allows 00 - FF addressing space.
- Direct instructions (long)
   The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

#### 11.1.4 Indexed instructions (no offset, short, long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indexed addressing mode consists of three sub-modes:

Indexed (no offset)

There is no offset (no extra byte after the opcode), and allows 00 - FF addressing space.

Indexed (short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

#### 11.1.5 Indirect instructions (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.



#### 11.1.6 Indirect indexed instructions (short, long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

Indirect indexed (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

• Indirect indexed (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

### Table 84. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

Long and short instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical operations
ADC, ADD, SUB, SBC	Arithmetic addition/subtraction operations
ВСР	Bit compare

#### Table 85. Short instructions and functions

Short instructions only	Function
CLR	Clear
INC, DEC	Increment/decrement
TNZ	Test negative or zero
CPL, NEG	1 or 2 complement
BSET, BRES	Bit operations
BTJT, BTJF	Bit test and jump operations
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles
CALL, JP	Call or jump subroutine



#### **11.1.7** Relative mode instructions (direct, indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

Table 86.	Relative mode instructions (	(direct and indirect)
-----------	------------------------------	-----------------------

Available relative direct/indirect instructions	Function
JRxx	Conditional jump
CALLR	Call relative

The relative addressing mode consists of two sub-modes:

Relative (direct)

The offset follows the opcode.

• Relative (indirect)

The offset is defined in memory, which address follows the opcode.

#### 11.2 Instruction groups

The ST7 family devices use an instruction set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

Group				Instruc	ctions			
Load and transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/decrement	INC	DEC						
Compare and tests	СР	TNZ	BCP					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit operation	BSET	BRES						
Conditional bit test and branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional jump or call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition code flag modification	SIM	RIM	SCF	RCF				

Table 87.Instruction groups



#### 11.3 Using a prebyte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

- PC-2 End of previous instruction
- PC-1 Prebyte
- PC Opcode
- PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instructions in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instructions in X or the instructions using direct addressing mode. The prebytes are:

- PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one
- PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one



ADD       Addition       A = A + M       A       M         AND       Logical And       A = A . M       A       M         BCP       Bit compare A, memory       tst (A . M)       A       M         BRES       Bit set       bres byte, #3       M       M         BTJF       Jump if bit is false (0)       bit byte, #3, Jmp1       M       M         CALL       Call subroutine       bit byte, #3, Jmp1       M       M       C         CALL Call subroutine relative       reg, M       M       M       C       N       Z       C         CP       Arithmetic compare       tst(reg - M)       reg, M       M       N       Z       C         CPL       One complement       A = FFH-A       reg, M       M       N       Z       C         CPL       One complement       A = FFH-A       reg, M       M       N       Z       C         IRET       Interrupt routine return       pop CC, A, X, PC       I1       H       N       Z       C         JRA       Jump relative always       inc X       reg, M       I1       H       N       Z       C         JRH       Jump if ext. INT pin = 1       (ext	Mnemo	Description	Function/example	Dst	Src	11	н	10	Ν	Z	С
AND       Logical And       A = A . M       A       M         BCP       Bit compare A, memory       tst (A . M)       A       M         BRES       Bit reset       bres byte, #3       M       Image: Compare A, memory       tst (A . M)       A       M         BRES       Bit reset       bres byte, #3       M       Image: Compare A, memory       tst (A . M)       A       M         BRES       Bit reset       bset byte, #3       M       Image: Compare A, memory       tst (A . M)       A       M         BTJ       Jump if bit is false (0)       bif byte, #3, Jmp1       M       Image: Compare A, memory       M<	ADC	Add with carry	A=A+M+C	А	М		Н		Ν	Ζ	С
BC       Bit compare A, memory       tst (A . M)       A       M         BRES       Bit compare A, memory       tst (A . M)       A       M         BRES       Bit reset       bres byte, #3       M       Image: Compare A, memory       Image: Comp	ADD	Addition	A = A + M	A	М		Н		Ν	Z	С
Bit reset         bres byte, #3         M	AND	Logical And	A = A . M	A	М				Ν	Z	
BESET       Bit set       bset byte, #3       M </td <td>BCP</td> <td>Bit compare A, memory</td> <td>tst (A . M)</td> <td>А</td> <td>М</td> <td></td> <td></td> <td></td> <td>Ν</td> <td>Z</td> <td></td>	BCP	Bit compare A, memory	tst (A . M)	А	М				Ν	Z	
BTJF       Jump if bit is false (0)       btjf byte, #3, Jmp1       M       M       C         BTJT       Jump if bit is true (1)       btj byte, #3, Jmp1       M       C       C         CALL       Call subroutine       Image: Call subroutine relative	BRES	Bit reset	bres byte, #3	М							
BTJT       Jump if bit is true (1)       bit byte, #3, Jmp1       M       C       C         CALL       Call subroutine       I       I       I       I       I         CALR       Call subroutine relative       I       I       I       I       I         CLR       Clear       reg, M       I       I       I       I       I         CP       Arithmetic compare       tst(reg - M)       reg, M       I	BSET	Bit set	bset byte, #3	М							
CALL       Call subroutine       Call subroutine relative       Call subroutine relative       Call subroutine relative         CLR       Clear       reg, M       C       0       1         CP       Arithmetic compare       tst(reg - M)       reg, M       C       0       1         CP       Arithmetic compare       tst(reg - M)       reg, M       C       0       1       0       1         CP       Arithmetic compare       tst(reg - M)       reg, M       C       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       1       0       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       0       1       1       1       0       1       1       1       1       1       1       1       1       1       1       1       1 <td>BTJF</td> <td>Jump if bit is false (0)</td> <td>btjf byte, #3, Jmp1</td> <td>М</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>С</td>	BTJF	Jump if bit is false (0)	btjf byte, #3, Jmp1	М							С
CALLR       Call subroutine relative       reg, M       reg, M       reg, M       reg, M         CP       Arithmetic compare       tst(reg · M)       reg, M       I       I       N       Z       C         CPL       One complement       A = FFH-A       reg, M       I       I       N       Z       I         DEC       Decrement       dec Y       reg, M       I       I       0       I       I       I       N       Z       I         IRET       Interrupt routine return       pop CC, A, X, PC       I       I       I       0       I	BTJT	Jump if bit is true (1)	btjt byte, #3, Jmp1	М							С
CLR       Clear       reg, M       reg, M       reg, M       reg, M         CP       Arithmetic compare       tst(reg - M)       reg, M       N       Z       C         CPL       One complement $A = FFH-A$ reg, M       N       Z       1         DEC       Decrement       dec Y       reg, M       N       Z       1         IRET       Interrupt routine return       pop CC, A, X, PC       N       Z       C         INC       Increment       inc X       reg, M       1       N       Z       C         INC       Increment       inc X       reg, M       1       N       Z       C         JP       Absolute jump       jp [TBL.w]       I       N       Z       C         JRA       Jump relative always       Intert INT pin set       Intert INT pin set <td< td=""><td>CALL</td><td>Call subroutine</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	CALL	Call subroutine									
CP       Arithmetic compare       tst(reg - M)       reg       M         CPL       One complement $A = FFH-A$ reg, M       I       N       Z       1         DEC       Decrement       dec Y       reg, M       I       N       Z       1         HALT       Halt       Immetic compare       geo Y       reg, M       I       N       Z       1         IRET       Interrupt routine return       pop CC, A, X, PC       I       I       0       I       I       N       Z       C         INC       Increment       inc X       reg, M       I       I       N       Z       C         JP       Absolute jump       jp [TBL.w]       I       I       N       Z       C         JRA       Jump relative always       Immetic compare       Immetic compareImmetic compare       Immetic compare       Immeticompare       Immetic compare       Immetic comp	CALLR	Call subroutine relative									
CPL       One complement       A = FFH-A       reg, M         DEC       Decrement       dec Y       reg, M         HALT       Halt       C       N       Z         IRET       Interrupt routine return       pop CC, A, X, PC       I1       N       Z         INC       Increment       inc X       reg, M       I1       N       Z       C         INC       Increment       inc X       reg, M       I1       H       IO       N       Z       C         JP       Absolute jump       jp [TBL.w]       III       H       IO       N       Z       C         JRA       Jump relative always       III       III       H       IO       N       Z       IIII         JRH       Jump relative       IIII       IIIIII       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	CLR	Clear		reg, M					0	1	
DEC       Decrement       dec Y       reg, M         HALT       Halt       reg, M       1       0       1         IRET       Interrupt routine return       pop CC, A, X, PC       11       H       10       N       Z         INC       Increment       inc X       reg, M       11       H       10       N       Z       C         INC       Increment       inc X       reg, M       11       H       10       N       Z       C         JP       Absolute jump       jp [TBL.w]       1       0       N       Z       C         JRA       Jump relative always       1       1       0       N       Z       C         JRH       Jump if ext. INT pin = 1       (ext. INT pin high)       1       1       0       1       1       0       1       <	СР	Arithmetic compare	tst(reg - M)	reg	М				Ν	Ζ	С
HALT       Halt       Image: Second S	CPL	One complement	A = FFH-A	reg, M					Ν	Ζ	1
IRET       Interrupt routine return       pop CC, A, X, PC       Image: margina strain str	DEC	Decrement	dec Y	reg, M					Ν	Ζ	
INC       Increment       inc X       reg, M       N       Z         JP       Absolute jump       jp [TBL.w]       Image: Constraint of the second	HALT	Halt				1		0			
JP       Absolute jump       jp [TBL.w]       Image: constraint of the second	IRET	Interrupt routine return	pop CC, A, X, PC			11	Н	10	Ν	Ζ	С
JRA       Jump relative always	INC	Increment	inc X	reg, M					Ν	Ζ	
JRT       Jump relative       jff       i	JP	Absolute jump	jp [TBL.w]								
JRF       Never jump       jrf *	JRA	Jump relative always									
JRIH       Jump if ext. INT pin = 1       (ext. INT pin high)         JRIL       Jump if ext. INT pin = 0       (ext. INT pin low)         JRH       Jump if H = 1       H = 1 ?         JRNH       Jump if H = 0       H = 0 ?         JRM       Jump if I1:0 = 11       I1:0 = 11 ?         JRNM       Jump if I1:0 <> 11       I1:0 <> 11?         JRNI       Jump if N = 1 (minus)       N = 1 ?         JREQ       Jump if X = 1 (equal)       Z = 1 ?         JRNE       Jump if Z = 0 (not equal)       Z = 0 ?         JRNC       Jump if C = 1       C = 1 ?         JRNC       Jump if C = 1       Unsigned <	JRT	Jump relative									
JRIL       Jump if ext. INT pin = 0       (ext. INT pin low)         JRH       Jump if H = 1       H = 1 ?         JRNH       Jump if H = 0       H = 0 ?         JRM       Jump if I1:0 = 11       I1:0 = 11 ?         JRNM       Jump if I1:0 <> 11       I1:0 <> 11 ?         JRNI       Jump if N = 1 (minus)       N = 1 ?         JRPL       Jump if N = 0 (plus)       N = 0 ?         JREQ       Jump if Z = 1 (equal)       Z = 1 ?         JRNE       Jump if C = 1       C = 1 ?         JRNC       Jump if C = 1       Unsigned <	JRF	Never jump	jrf *								
JRH       Jump if H = 1       H = 1 ?         JRNH       Jump if H = 0       H = 0 ?         JRM       Jump if I1:0 = 11       I1:0 = 11 ?         JRNM       Jump if I1:0 <> 11       I1:0 <> 11 ?         JRMI       Jump if N = 1 (minus)       N = 1 ?         JRPL       Jump if N = 0 (plus)       N = 0 ?         JREQ       Jump if Z = 1 (equal)       Z = 1 ?         JRNE       Jump if C = 1       C = 1 ?         JRNC       Jump if C = 1       Unsigned <	JRIH	Jump if ext. INT pin = 1	(ext. INT pin high)								
JRNH       Jump if H = 0       H = 0 ?       Image: constraint of the second	JRIL	Jump if ext. INT pin = 0	(ext. INT pin low)								
JRM       Jump if 11:0 = 11       11:0 = 11 ?       1 <t< td=""><td>JRH</td><td>Jump if H = 1</td><td>H = 1 ?</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	JRH	Jump if H = 1	H = 1 ?								
JRNM       Jump if $11:0 <> 11$ $11:0 <> 11 ?$ III       IIII       IIII       IIII       IIII       IIII       IIII       IIII       IIII       IIII       IIIII       IIII       IIIII       IIII       IIIIIII       IIIIIIIII       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	JRNH	Jump if H = 0	H = 0 ?								
JRMI       Jump if N = 1 (minus)       N = 1 ?       Image: Constraint of the second	JRM	Jump if I1:0 = 11	11:0 = 11 ?								
JRPL       Jump if N = 0 (plus)       N = 0 ?         JREQ       Jump if Z = 1 (equal)       Z = 1 ?         JRNE       Jump if Z = 0 (not equal)       Z = 0 ?         JRC       Jump if C = 1       C = 1 ?         JRNC       Jump if C = 0       C = 0 ?         JRULT       Jump if C = 1       Unsigned	JRNM	Jump if I1:0 <> 11	11:0 <> 11 ?								
JREQ       Jump if Z = 1 (equal)       Z = 1 ?       Image: Constraint of the second	JRMI	Jump if N = 1 (minus)	N = 1 ?								
JRNE       Jump if Z = 0 (not equal)       Z = 0 ?       Image: Constraint of the second se	JRPL	Jump if N = 0 (plus)	N = 0 ?								
JRC     Jump if C = 1     C = 1 ?       JRNC     Jump if C = 0     C = 0 ?       JRULT     Jump if C = 1     Unsigned	JREQ	Jump if Z = 1 (equal)	Z = 1 ?								
JRNC         Jump if C = 0         C = 0 ?         Imp if C = 1         Unsigned          Imp if C = 1         Imp if C = 1 <t< td=""><td>JRNE</td><td>Jump if Z = 0 (not equal)</td><td>Z = 0 ?</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	JRNE	Jump if Z = 0 (not equal)	Z = 0 ?								
JRULT Jump if C = 1 Unsigned <	JRC	Jump if C = 1	C = 1 ?								
	JRNC	Jump if C = 0	C = 0 ?								
JRUGE Jump if C = 0 Jmp if unsigned >=	JRULT	Jump if C = 1	Unsigned <								
	JRUGE	Jump if C = 0	Jmp if unsigned >=								

#### Table 88. Instruction set overview



171/220

Mnemo	Description	Function/example	Dst	Src	11	н	10	Ν	z	С
JRUGT	Jump if $(C + Z = 0)$	Unsigned >								
JRULE	Jump if $(C + Z = 1)$	Unsigned <=								
LD	Load	dst <= src	reg, M	M, reg				Ν	Z	
MUL	Multiply	X, A = X * A	A, X, Y	X, Y, A		0				0
NEG	Negate (2's compl)	neg \$10	reg, M					Ν	Z	С
NOP	No operation									
OR	OR operation	A = A + M	А	М				Ν	Z	
	Don from the steak	pop reg	reg	М						
POP	Pop from the stack	pop CC	CC	М	11	Н	10	Ν	Z	С
PUSH	Push onto the stack	push Y	М	reg, CC						
RCF	Reset carry flag	C = 0								0
RET	Subroutine return									
RIM	Enable interrupts	11:0 = 10 (level 0)			1		0			
RLC	Rotate left true C	C <= A <= C	reg, M					Ν	Z	С
RRC	Rotate right true C	C => A => C	reg, M					Ν	Z	С
RSP	Reset stack pointer	S = max allowed								
SBC	Subtract with carry	A = A - M - C	A	М				Ν	Z	С
SCF	Set carry flag	C = 1								1
SIM	Disable interrupts	11:0 = 11 (level 3)			1		1			
SLA	Shift left arithmetic	C <= A <= 0	reg, M					Ν	Z	С
SLL	Shift left logic	C <= A <= 0	reg, M					Ν	Z	С
SRL	Shift right logic	0 => A => C	reg, M					0	Z	С
SRA	Shift right arithmetic	A7 => A => C	reg, M					Ν	Z	С
SUB	Subtraction	A = A - M	А	М				Ν	Z	С
SWAP	SWAP nibbles	A7-A4 <=> A3-A0	reg, M					Ν	Z	
TNZ	Test for neg and zero	tnz lbl1						Ν	Z	
TRAP	S/W trap	S/W interrupt			1		1			
WFI	Wait for interrupt				1		0			
XOR	Exclusive OR	A = A XOR M	А	М				Ν	Ζ	

Table 88. Instruction set overview (continued)





### 12 Electrical characteristics

#### 12.1 Parameter conditions

Unless otherwise specified, all voltages are referred to  $\ensuremath{\mathsf{V}_{\text{SS}}}$  .

#### 12.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25^{\circ}C$  and  $T_A = T_Amax$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm$  3 $\sigma$ ).

#### 12.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25^{\circ}C$ ,  $V_{DD} = 3.3V$ . They are given only as design guidelines and are not tested.


#### 12.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 12.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 66.

#### Figure 66. Pin loading conditions




173/220

#### 12.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 67.

#### Figure 67. Pin input voltage



#### 12.2 Absolute maximum ratings

Stresses above those listed as 'absolute maximum ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 12.2.1 Voltage characteristics

### Table 89. Voltage characteristics

Symbol	Ratings	Maximum value	Unit
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	6.5	
V <sub>PP</sub> - V <sub>SS</sub>	Programming voltage	13	
(1) ( <b>-</b> )	Input voltage on true open drain pin	V <sub>SS</sub> -0.3 to +6.5	V
V <sub>IN</sub> <sup>(1)(2)</sup>	Input voltage on any other pin	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	
$ \Delta V_{DDx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV
IV <sub>SSA</sub> - V <sub>SSx</sub> I	Variations between digital and analog ground pins	50	IIIV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	See Section 12	-
V <sub>ESD(MM)</sub>	Electrostatic discharge voltage (machine model)	Absolute maxin ratings (electri sensitivity) on pag	cal

 Directly connecting the RESET and I/O pins to V<sub>DD</sub> or V<sub>SS</sub> could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be made through a pullup or pull-down resistor (typical: 4.7kΩ for RESET, 10kΩ for I/Os). For the same reason, unused I/O pins must not be directly tied to V<sub>DD</sub> or V<sub>SS</sub>.

2. I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. For true open-drain pads, there is no positive injection current, and the corresponding V<sub>IN</sub> maximum must always be respected



#### 12.2.2 Current characteristics

	Table 90.	Current characteristics
--	-----------	-------------------------

Symbol	Ratings	Maximum value	Unit
I <sub>VDD</sub>	Total current into $V_{DD}$ power lines (source <sup>(1)</sup> )	150	mA
I <sub>VSS</sub>	Total current out of $V_{SS}$ ground lines (sink) <sup>(1)</sup>	150	mA
	Output current sunk by any standard I/O and control pin	20	mA
I <sub>IO</sub>	Output current sunk by any high sink I/O pin	40	mA
	Output current source by any I/Os and control pin	- 25	mA
	Injected current on V <sub>PP</sub> pin	± 5	mA
ı (2)(3)	Injected current on RESET pin	± 5	mA
I <sub>INJ(PIN)</sub> <sup>(2)(3)</sup>	Injected current on OSC1 and OSC2 pins	± 5	mA
	Injected current on any other pin <sup>(4)(5)</sup>	± 5	mA
$\Sigma I_{\rm INJ(PIN)}^{(2)}$	Total injected current (sum of all I/O and control pins) <sup>(4)</sup>	± 25	mA

1. All power (V\_{DD}) and ground (V\_{SS}) lines must always be connected to the external supply

2. I<sub>INJ(PIN)</sub> must never be exceeded. This is implicitly insured if V<sub>IN</sub> maximum is respected. If V<sub>IN</sub> maximum cannot be respected, the injection current must be limited externally to the I<sub>INJ(PIN)</sub> value. A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. For true open-drain pads, there is no positive injection current, and the corresponding V<sub>IN</sub> maximum must always be respected

- 3. Negative injection disturbs the analog performance of the device. See *Note 2* in *Table 117: ADC accuracy* with VDD = 3.3V on page 204.
- 4. When several inputs are submitted to a current injection, the maximum Σl<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with Σl<sub>INJ(PIN)</sub> maximum current injection on four I/O port pins of the device.
- 5. True open drain I/O port pins do not accept positive injection.

#### 12.2.3 Thermal characteristics

#### Table 91. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature (see <i>Section 13. page 206</i> )	.2: Thermal character	istics on





### 12.3 Operating conditions

 Table 92.
 General operating conditions

Symbol	Parameter	Conditions	Min	Мах	Unit
f <sub>CPU</sub>	Internal clock frequency		0	8	MHz
V <sub>DD</sub>	Operating voltage (except Flash write/erase)		3.0	3.6	V
	Operating voltage for Flash write/erase	V <sub>PP</sub> = 11.4 to 12.6V			v
T <sub>A</sub>	Ambient temperature range		-40	85	°C

### Warning: Do not connect 12V to $V_{PP}$ before $V_{DD}$ is powered on, as this may damage the device.







#### 12.4 Supply current characteristics

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for halt mode for which the clock is stopped).

#### 12.4.1 Current consumption

Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit
IDD	Supply current in run mode <sup>(2)</sup>		0.65 1.0 1.7 3.1	1.5 2.1 4.2 8	
	Supply current in slow mode <sup>(2)</sup>	$      f_{OSC} = 2MHz, f_{CPU} = 62.5 kHz       f_{OSC} = 4MHz, f_{CPU} = 125 kHz       f_{OSC} = 8MHz, f_{CPU} = 250 kHz       f_{OSC} = 16MHz, f_{CPU} = 500 kHz $	0.29 0.32 0.4 0.6	0.8 1 1.6 2.5	mA
	Supply current in wait mode <sup>(2)</sup>		0.4 0.6 1.0 1.7	1.1 1.5 2 3.5	
	Supply current in slow wait mode <sup>(2)</sup>	$      f_{OSC} = 2MHz, \ f_{CPU} = 62.5 kHz \\       f_{OSC} = 4MHz, \ f_{CPU} = 125 kHz \\       f_{OSC} = 8MHz, \ f_{CPU} = 250 kHz \\       f_{OSC} = 16MHz, \ f_{CPU} = 500 kHz $	250 280 300 420	700 800 1000 1300	
	Supply current in halt mode <sup>(3)</sup>	$-40^{\circ}C \le T_A \le +85^{\circ}C$	<1	10	μΑ
	Supply current in active halt mode <sup>(4)</sup>	$f_{OSC} = 2MHz$ $f_{OSC} = 4MHz$ $f_{OSC} = 8MHz$ $f_{OSC} = 16MHz$	220 250 300 350	420 450 500 600	

#### Table 93. Current consumption

Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max. 1.


2. Measurements are made in the following conditions:


- Progam executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is 50%. All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- All peripherals in reset state
- Clock input (OSC1) driven by external square wave
- In slow and slow wait mode, f<sub>CPU</sub> is based on f<sub>OSC</sub> divided by 32 To obtain the total current consumption of the device, add the clock source (*Section 12.5.3: Crystal and* ceramic resonator oscillators on page 182) and the peripheral power consumption (Section 12.4.3: On-chip peripherals on page 180).
- All I/O pins in push-pull 0 mode (when applicable) with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load). Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.
- Data based on characterization results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a static value at  $V_{DD}$  or  $V_{SS}$  (no load); clock input (OSC1) driven by external square wave. To obtain the total current consumption of the device, add the clock source consumption (*Section 12.5.3*: 4 Crystal and ceramic resonator oscillators on page 182)




Power consumption vs f<sub>CPU</sub>









178/220









Figure 72. Typical  $I_{\text{DD}}$  in slow wait mode





#### 12.4.2 Supply and clock managers

The previous current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To obtain the total device consumption, the two current values must be added (except for halt mode).

Symbol	Parameter	Conditions	Тур	Мах	Unit
I <sub>DD(RCIN)</sub>	Supply current of internal RC oscillator		625		
I <sub>DD(RES)</sub>	Supply current of resonator oscillator <sup>(1)(2)</sup>		see Section 12.5.3: Crystal and ceramic resonator oscillators on page 182		μΑ
I <sub>DD(PLL)</sub>	PLL supply current	V <sub>DD</sub> = 3.3V	360		

Table 94. Oscillators, PLL and LVD current consumption

1. Data based on characterization results done with the external components specified in *Section 12.5.3*, not tested in production

2. As the oscillator is based on a current source, the consumption does not depend on the voltage.

#### 12.4.3 On-chip peripherals

#### Table 95. On-chip peripherals

Symbol	Parameter	Conditions	Тур	Unit
I <sub>DD(TIM)</sub>	16-bit timer supply current <sup>(1)</sup>	T <sub>A</sub> = 25°C, f <sub>CPU</sub> = 4 MHz, V <sub>DD</sub> = 3.3V	20	μA
I <sub>DD(ART)</sub>	ART PWM supply current <sup>(2)</sup>		50	μA
I <sub>DD(SPI)</sub>	SPI supply current <sup>(3)</sup>		250	μA
I <sub>DD(SCI)</sub>	SCI supply current <sup>(4)</sup>			μA
I <sub>DD(I<sup>2</sup>C)</sub>	I <sup>2</sup> C supply current <sup>(5)</sup>		100	μA
I <sub>DD(ADC)</sub>	ADC supply current when converting <sup>(6)</sup>		300	μA

1. Data based on a differential  $I_{DD}$  measurement between reset configuration (timer counter running at  $f_{CPU}/4$ ) and timer counter stopped (only TIMD bit set). Data valid for one timer.

2. Data based on a differential I<sub>DD</sub> measurement between reset configuration (timer stopped) and timer counter enabled (only TCE bit set).

- Data based on a differential I<sub>DD</sub> measurement between reset configuration (SPI disabled) and a permanent SPI master communication at maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.
- 4. Data based on a differential  $I_{DD}$  measurement between SCI low power state (SCID =1) and a permanent SCI data transmit sequence.
- 5. Data based on a differential I<sub>DD</sub> measurement between reset configuration (I<sup>2</sup>C disabled) and a permanent I<sup>2</sup>C master communication at 100 kHz (data sent equal to 55h). This measurement includes the pad toggling consumption (27k ohm external pull-up on clock and data lines).
- 6. Data based on a differential I<sub>DD</sub> measurement between reset configuration and continuous A/D conversions.



### 12.5 Clock and timing characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$ .

### 12.5.1 General timings

### Table 96.General timings

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Мах	Unit
t <sub>c(INST)</sub>	Instruction cycle time		2	3	12	t <sub>CPU</sub>
		f <sub>CPU</sub> = 8MHz	250	375	1500	ns
	Interrupt reaction time <sup>(2)</sup> $t_{v(IT)} = \Delta t_{c(INST)} + 10$		10		22	t <sub>CPU</sub>
		f <sub>CPU</sub> = 8MHz	1.25		2.75	μs

1. Data based on typical application software

2. Time measured between interrupt event and interrupt vector fetch.  $\Delta t_{c(INST)}$  is the number of  $t_{CPU}$  cycles needed to finish the current instruction execution.

### 12.5.2 External clock source


57

### Table 97. External clock source

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>OSC1H</sub>	OSC1 input pin high level voltage		V <sub>DD</sub> - 1		V <sub>DD</sub>	V
V <sub>OSC1L</sub>	OSC1 input pin low level voltage		$V_{SS}$		V <sub>SS</sub> + 1	v
t <sub>w(OSC1H)</sub> t <sub>w(OSC1L)</sub>	OSC1 high or low time <sup>(1)</sup>	see Figure 73	5			ns
t <sub>r(OSC1)</sub> t <sub>f(OSC1)</sub>	OSC1 rise or fall time <sup>(1)</sup>				15	115
l <sub>lkg</sub>	OSC1 Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA

1. Data based on design simulation and/or technology characteristics, not tested in production.

### Figure 73. Typical application with an external clock source



181/220

### 12.5.3 Crystal and ceramic resonator oscillators

The ST7 internal clock can be supplied with four different crystal/ceramic resonator oscillators. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Мах	Unit
fosc	Oscillator frequency <sup>(1)</sup>	LP: Low power oscillator MP: Medium power oscillator MS: Medium speed oscillator HS: High speed oscillator	1 >2 >4 >8	2 4 8 16	MHz
R <sub>F</sub>	Feedback resistor <sup>(2)</sup>		20	40	kΩ
C <sub>L1</sub> C <sub>L2</sub>	Recommended load capacitance versus equivalent serial resistance of the crystal or ceramic resonator (R <sub>S</sub> ) <sup>(3)</sup>	$ \begin{array}{l} R_{S} = 200\Omega \ LP \ \text{oscillator} \ (1\text{-2 MHz}) \\ R_{S} = 200\Omega \ MP \ \text{oscillator} \ (2\text{-4 MHz}) \\ R_{S} = 200\Omega \ MS \ \text{oscillator} \ (4\text{-8 MHz}) \\ R_{S} = 100\Omega \ HS \ \text{oscillator} \ (8\text{-16 MHz}) \end{array} $	20 20 15 15	60 50 35 35	pF
i <sub>2</sub>	OSC2 driving current	$V_{IN} = V_{SS}$ LP oscillator (1-2 MHz) MP oscillator (2-4 MHz) MS oscillator (4-8 MHz) HS oscillator (8-16 MHz)	80 160 310 610	150 250 460 910	μΑ


Table 98.	Oscillator	parameters
-----------	------------	------------

1. The oscillator selection can be optimized in terms of supply current using a high quality resonator with a small R<sub>S</sub> value. Refer to crystal/ceramic resonator manufacturer for more details.

Data based on characterization results, not tested in production. The relatively low value of the RF resistor
offers good protection against issues resulting from use in a humid environment, due to the induced
leakage and the bias condition change. However, it is recommended to take this point into account if the
microcontroller is used in tough humidity conditions.

3. For C<sub>L1</sub> and C<sub>L2</sub> it is recommended to use high-quality ceramic capacitors in the 5pF to 25pF range (typ.) designed for high-frequency applications and selected to match the requirements of the crystal or resonator. C<sub>L1</sub> and C<sub>L2</sub> are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C<sub>L1</sub> and C<sub>L2</sub>. PCB and MCU pin capacitance must be included when sizing C<sub>L1</sub> and C<sub>L2</sub> (10pF can be used as a rough estimate of the combined pin and board capacitance)





		Туріса	I ceramic resonators
Supplier	f <sub>OSC</sub> (MHz)	Reference	Recommended OSCRANGE option bit configuration
	2	CSTCC2M00G56A-R0	MP mode <sup>(2)</sup>
Murata	4	CSTCR4M00G55B-R0	MP mode
wuldta	8	CSTCE8M00G52A-R0	HS mode
	16	CSTCE16M0V51A-R0	HS mode

 Table 99.
 Examples of typical resonators<sup>(1)</sup>

1. Resonator characteristics given by the ceramic resonator manufacturer

2. LP mode is not recommended for 2 MHz resonators because the peak to peak amplitude is too small (>0.8V).

### 12.5.4 RC oscillators

### Table 100. RC oscillators

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>OSC(RCINT)</sub>	Internal RC oscillator frequency	$T_A = 25^{\circ}C, V_{DD} = 3.3V$	2	3.5	5.6	MHz

1.  $f_{CPU} = f_{OSC(RCINT)}/2$ . The PLL must be disabled if the internal RC clock source is used.

### 12.5.5 PLL characteristics

### Table 101. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC</sub>	PLL input frequency range		2		4	MHz
$\Delta f_{CPU}/f_{CPU}$	Instantaneous PLL jitter <sup>(1)</sup>	f <sub>OSC</sub> = 4 MHz		0.7	2	%

1. Data characterized but not tested.

The user must take the PLL jitter into account in the application (for example in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore the longer the period of the application signal, the less it is impacted by the PLL jitter.

*Figure 75: Integrated PLL jitter vs signal frequency on page 184* shows the PLL jitter integrated on application signals in the range 125 kHz to 2 MHz. At frequencies of less than 125 KHz, the jitter is negligible.

57




Figure 75. Integrated PLL jitter vs signal frequency

1. Measurement conditions:  $f_{CPU} = 8MHz$ 



### 12.6 Memory characteristics

### 12.6.1 RAM and hardware registers

### Table 102. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>RM</sub>	Data retention mode <sup>(1)</sup>	Halt mode (or reset)	1.6			V

1. Minimum V<sub>DD</sub> supply voltage without losing data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Not tested in production.

### 12.6.2 Flash memory

#### Table 103. Characteristics of dual voltage HDFlash memory

Dual voltage HDFlash memory								
Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit		
f		Read mode	0		8	MHz		
f <sub>CPU</sub>	Operating frequency	Write/erase mode	1		8			
V <sub>PP</sub>	Programming voltage <sup>(2)</sup>	3V ≤V <sub>DD</sub> ≤3.6V	11.4		12.6	V		
I <sub>DD</sub>	Supply current <sup>(3)</sup>	Write/erase		<10		μA		
	I <sub>PP</sub> V <sub>PP</sub> current <sup>(3)</sup>	Read (V <sub>PP</sub> = 12V)			200	μA		
I <sub>PP</sub>		Write/erase			30	mA		
t <sub>VPP</sub>	Internal V <sub>PP</sub> stabilization time			10		μs		
t <sub>RET</sub>	Data retention time	$T_A = 55^{\circ}C$	20			years		
N <sub>RW</sub>	Write erase cycles	$T_A = 85^{\circ}C$	100			cycles		
T <sub>PROG</sub> T <sub>ERASE</sub>	Programming or erasing temperature range		-40	25	85	°C		

1. Data based on characterization results, not tested in production

2.  $V_{\text{PP}}$  must be applied only during the programming or erasing operation and not permanently for reliability reasons

3. Data based on simulation results, not tested in production



### 12.7 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 12.7.1 Functional electromagnetic susceptibility (EMS)

Based on a simple running application on the product (toggling two LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000 - 4 - 2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000 4 4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

#### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the **RESET** pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions	Level/class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3V$ , $T_A = +25^{\circ}C$ , $f_{OSC} = 8MHz$ Conforms to IEC 1000 - 4 - 2	3B
V <sub>FFTB</sub>	Fast transient voltage burst limits to be applied through 100pF on $V_{DD}$ and $V_{DD}$ pins to induce a functional disturbance	$V_{DD}$ = 3.3V, $T_A$ = +25°C, f <sub>OSC</sub> = 8MHz Conforms to IEC 1000 - 4 - 4	4A



### 12.7.2 Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling two LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Sym. Pa	Parameter	arameter Conditions	Monitored	Max vs. [	Unit	
	Farameter		frequency band	8/4MHz	16/8MHz	Unit
			0.1 MHz to 30 MHz	10	10	
0	Peak	$V_{DD} = 3.3V$ , $T_A = +25^{\circ}C$ LQFP44 package	30 MHz to 130 MHz	16	20	dBµV
S <sub>EMI</sub>	level <sup>(1)</sup>	J 1752/3	130 MHz to 1 GHz	8	12	
			SAE EMI level	2	2.5	-

Table	105	FMI er	nissions
Iable	105.		1113310113

1. Data based on characterization results, not tested in production.



### 12.7.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note AN1181.

Table 106.	ESD absolute maximum ratings	

Symbol	Ratings	Conditions	Class	Max value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (Human body model)	$T_A = +25^{\circ}C$ conforming to AEC-Q100-002	H1C	2000	
V <sub>ESD(MM)</sub>	Electrostatic discharge voltage (Machine model)	$T_A = +25^{\circ}C$ conforming to AEC-Q100-003	M2	200	v
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (Charged device model)	$T_A = +25^{\circ}C$ conforming to AEC-Q100-011	C4	1000	

1. Data based on characterization results, not tested in production

### Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78 and AEC-Q100/004 IC latch-up standards.

### **Electrical sensitivities**

#### Table 107. Latch-up results

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +125^{\circ}C$ conforming to JESD 78 and AEC-Q100/004	II level A



### 12.8 I/O port pin characteristics

### 12.8.1 General characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Table 108.	I/O general	port pin	characteristics
------------	-------------	----------	-----------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage (standard voltage devices) <sup>(1)</sup>				0.3 x V <sub>DD</sub>	
V <sub>IH</sub>	Input high level voltage <sup>(1)</sup>		$0.7 \times V_{DD}$			V
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(2)</sup>			0.7		
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on I/O pins				±4	
$\Sigma I_{\rm INJ(PIN)}^{(3)}$	Total injected current (sum of all I/O and control pins)				±25	mA
l <sub>lkg</sub>	Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			±1	
۱ <sub>S</sub>	Static current consumption induced by each floating input pin	Floating input mode <sup>(4)(5)</sup>		200		μA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(6)</sup>	$V_{\rm IN} = V_{\rm SS,} V_{\rm DD} = 3.3 V$	50	120	250	kΩ
C <sub>IO</sub>	I/O pin capacitance			5		pF
t <sub>f(IO)out</sub>	Output high to low level fall time <sup>(1)</sup>	C <sub>L</sub> = 50pF between		25		ns
t <sub>r(IO)out</sub>	Output low to high level rise time <sup>(1)</sup>	10% and 90%		25		115
t <sub>w(IT)in</sub>	External interrupt pulse time <sup>(7)</sup>		1			t <sub>CPU</sub>

1. Data based on characterization results, not tested in production.


2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

When the current limitation is not possible, the V<sub>IN</sub> maximum must be respected, otherwise refer to I<sub>INJ(PIN)</sub> specification. A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. Refer to Section 12.2.2: Current characteristics on page 175 for more details.


- 4. Static peak current value taken at a fixed  $V_{IN}$  value, based on design simulation and technology characteristics, not tested in production. This value depends on  $V_{DD}$  and temperature values.
- 5. The Schmitt trigger that is connected to every I/O port is disabled for analog inputs only when ADON bit is ON and the particular ADC channel is selected (with port configured in input floating mode). When the ADON bit is OFF, static current consumption may result. This can be avoided by keeping the input voltage of this pin close to VDD or VSS.
- The R<sub>PU</sub> pull-up equivalent resistor is based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in Figure 77: Typical IPU versus VDD with VIN = VSS on page 190).
- 7. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.







1. I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the advantage of greater EMC robustness and lower cost.



### Figure 77. Typical I<sub>PU</sub> versus $V_{DD}$ with $V_{IN} = V_{SS}$

57

### 12.8.2 Output driving current

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.


Table 109. Output driving current

Symbol	Parameter	C	Conditions	Min	Тур	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time (see <i>Figure 78</i> )		I <sub>IO</sub> = +2mA		0.25	0.5	
VOL	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time (see <i>Figure 79</i> and <i>Figure 81</i> )	V <sub>DD</sub> = 3.3V	I <sub>IO</sub> = +8mA,		0.27		v
V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time (see <i>Figure 80</i> and <i>Figure 83</i> )		I <sub>IO</sub> = -2mA	V <sub>DD</sub> - 0.8	3		

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 12.2.2: Current characteristics on page 175 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. The I<sub>IO</sub> current sourced must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>. True open drain I/O pins do not have V<sub>OH</sub>.

### Figure 78. Typical V<sub>OL</sub> versus $I_{IO}$ at $V_{DD}$ = 3.3V (standard ports)



57




Figure 79. Typical V<sub>OL</sub> versus  $I_{IO}$  at V<sub>DD</sub> = 3.3V (high-sink ports)

Figure 80. Typical  $V_{OH}$  versus  $I_{IO}$  at  $V_{DD}$  = 3.3V








Figure 81. Typical V<sub>OL</sub> versus V<sub>DD</sub> at  $I_{IO} = 2mA$ 











### 12.9 Control pin characteristics

### 12.9.1 Asynchronous RESET pin

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

### Table 110. Asynchronous RESET pin

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low level voltage <sup>(1)</sup>				$0.3 \times V_{DD}$	v
V <sub>IH</sub>	Input high level voltage <sup>(1)</sup>		0.7 x V <sub>DD</sub>			v
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(2)</sup>			1.32		
V <sub>OL</sub>	Output low level voltage <sup>(3)</sup>	V <sub>DD</sub> = 3.3V, I <sub>IO</sub> = +2mA		0.2	0.5	V
I <sub>IO</sub>	Driving current on RESET pin			2		mA
R <sub>ON</sub>	Weak pull-up equivalent resistor	VDD = 3.3V	20	30	120	kΩ
t <sub>w(RSTL)out</sub>	Generated reset pulse duration	Internal reset sources	20	30	42 <sup>(4)</sup>	μs
t <sub>h(RSTL)in</sub>	External reset pulse hold time <sup>(5)</sup>		2.5			μs
t <sub>g(RSTL)in</sub>	Filtered glitch duration <sup>(6)</sup>			200		ns

1. Data based on characterization results, not tested in production

2. Hysteresis voltage between Schmitt trigger switching levels


 The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 12.2.2: Current characteristics on page 175 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

4. Data guaranteed by design, not tested in production.

5. To guarantee the reset of the device, a minimum pulse has to be applied to the  $\overline{\text{RESET}}$  pin. All short pulses applied on the  $\overline{\text{RESET}}$  pin with a duration below t<sub>h(RSTL)in</sub> can be ignored.

6. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy environments.

### Figure 84. RESET pin protection



1. The reset network protects the device against parasitic resets.

2. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (watchdog).

- Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below the V<sub>IL</sub> max. level specified in Section 12.9.1: Asynchronous RESET pin. Otherwise the reset is not taken into account internally.
- 4. Because the reset circuit is designed to allow the internal reset to be output in the RESET pin, the user must ensure that the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value specified for I<sub>INJ(RESET)</sub> in Section 12.2.2: Current characteristics on page 175.



### 12.9.2 ICCSEL/V<sub>PP</sub> pin


Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Table 111. ICCSEL/V<sub>PP</sub> pin characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IL</sub>	Input low level voltage <sup>(1)</sup>		V <sub>SS</sub>	0.2	V
V <sub>IH</sub>	Input high level voltage <sup>(1)</sup>		V <sub>DD</sub> - 0.1	12.6	v
I <sub>lkg</sub>	Input leakage current	$V_{IN} = V_{SS}$		±1	μA

1. Data based on design simulation and/or technology characteristics, not tested in production.

### Figure 85. Two typical applications with ICCSEL/V<sub>PP</sub> pin



1. When ICC mode is not required by the application, ICCSEL/V<sub>PP</sub> pin must be tied to  $V_{SS}$ .

### 12.10 Timer peripheral characteristics

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified. Refer to *Section 9: I/O ports on page 56* for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

Data based on design simulation and/or characterization results, not tested in production.

### 12.10.1 16-bit timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>w(ICAP)in</sub>	Input capture pulse time		1			t
+	PWM resolution time		2			<sup>t</sup> CPU
t <sub>res(PWM)</sub> PWM res		f <sub>CPU</sub> = 8 MHz	250			ns
f <sub>EXT</sub>	Timer external clock frequency		0		f <sub>CPU</sub> /4	MHz
f <sub>PWM</sub>	PWM repetition rate		0		f <sub>CPU</sub> /4	
Res <sub>PWM</sub>	PWM resolution				16	bit

57

### **12.11** Communication interface characteristics

### 12.11.1 Serial peripheral interface (SPI)

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified. Data based on design simulation and/or characterization results, not tested in production.

When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration. Refer to *Section 9: I/O ports on page 56* for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Мах	Unit
f <sub>SCK</sub>	SPI clock frequency	Master f <sub>CPU</sub> = 8 MHz	f <sub>CPU</sub> /128 = 0.0625	$f_{CPU}/4 = 2$	MHz
1/t <sub>c(SCK)</sub>	SPT Clock frequency	Slave f <sub>CPU</sub> = 8 MHz	0	$f_{CPU}/2 = 4$	
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time		See Table 2: Device pin descript (LQFP44) on page 16		otion
$t_{su(\overline{SS})}^{(1)}$	SS setup time <sup>(2)</sup>	Slave	t <sub>CPU</sub> + 50		
$t_{h(\overline{SS})}^{(1)}$	SS hold time	Slave	120		
$ \begin{smallmatrix} t_{w(SCKH)}^{(1)} \\ t_{w(SCKL)}^{(1)} \end{smallmatrix} $	SCK high and low time	Master Slave	100 90		
${t_{su(MI)}}^{(1)}_{t_{su(SI)}}^{(1)}$	Data input setup time	Master Slave	100 100		
t <sub>h(MI)</sub> <sup>(1)</sup> t <sub>h(SI)</sub> <sup>(1)</sup>	Data input hold time	Master Slave	100 100		ns
t <sub>a(SO)</sub> <sup>(1)</sup>	Data output access time	Slave	0	120	
t <sub>dis(SO)</sub> <sup>(1)</sup>	Data output disable time	Slave		240	
t <sub>v(SO)</sub> <sup>(1)</sup>	Data output valid time	Slave (after enable		90	
t <sub>h(SO)</sub> <sup>(1)</sup>	Data output hold time	edge)	0		
t <sub>v(MO)</sub> <sup>(1)</sup>	Data output valid time	Master (after enable		120	
t <sub>h(MO)</sub> <sup>(1)</sup>	Data output hold time	edge)	0		

Table 113. SPI characteristics

1. Data based on design simulation and/or characterization results, not tested in production

2. Depends on  $f_{CPU}$ . For example, if  $f_{CPU} = 8$  MHz, then  $t_{CPU} = 1/f_{CPU} = 125$ ns and  $t_{su}(\overline{SS}) = 175$ ns.

196/220







Figure 86. SPI slave timing diagram with CPHA = 0

1. Measurement points are made at CMOS levels: 0.3 x  $V_{\text{DD}}$  and 0.7 x  $V_{\text{DD}}$ .

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.




### Figure 87. SPI slave timing diagram with CPHA = 1

1. Measurement points are made at CMOS levels: 0.3 x  $V_{\text{DD}}$  and 0.7 x  $V_{\text{DD}}.$ 

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.







1. Measurement points are made at CMOS levels: 0.3 x  $V_{\text{DD}}$  and 0.7 x  $V_{\text{DD}}.$ 

 When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.

198/220



### 12.11.2 I<sup>2</sup>C - inter IC control interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{CPU}$ , and  $T_A$  unless otherwise specified.

Refer to Section 12.8: I/O port pin characteristics on page 189 for more details on the input/output alternate function characteristics (SDAI and SCLI). The ST7 I<sup>2</sup>C interface meets the requirements of the standard I<sup>2</sup>C communication protocol described in the following table.

Symbol	Parameter	Standard	mode I <sup>2</sup> C	Fast n I <sup>2</sup> C	Unit	
		Min <sup>(2)</sup>	Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μs
t <sub>su(SDA)</sub>	SDA setup time	250		100		
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>		0 <sup>(4)</sup>	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20 +	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300	0.1C <sub>b</sub>	300	
t <sub>h(STA)</sub>	START condition hold time	4.0				
t <sub>su(STA)</sub>	, Repeated START condition setup time			0.6		
t <sub>su(STO)</sub>	O) STOP condition setup time					μs
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7		1.3		]
C <sub>b</sub>	C <sub>b</sub> Capacitive load for each bus line		400		400	pF

 Table 114.
 I<sup>2</sup>C control interface characteristics

 At 4 MHz f<sub>CPU</sub>, maximum I<sup>2</sup>C speed (400 kHz) is not achievable. In this case, maximum I<sup>2</sup>C speed will be approximately 260 kHz.

2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low period of SCL signal.

4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.






Figure 89. Typical application with I<sup>2</sup>C bus and timing diagram<sup>(1)</sup>

1. Measurement points are made at CMOS levels:  $0.3xV_{DD}$  and  $0.7xV_{DD}$ .

The following table provides the values to be written in the  $I^2$ CCCR register to obtain the required  $I^2$ CSCL line frequency.

	I <sup>2</sup> CCCR value										
f <sub>SCL</sub>		f <sub>CPU</sub> =	4 MHz		f <sub>CPU</sub> = 8 MHz						
(kHz)	V <sub>DD</sub> = 4.1V V <sub>DD</sub> = 5V			= 5V	V <sub>DD</sub> =	V <sub>DD</sub>	<sub>D</sub> = 5V				
	$R_P = 3.3 k\Omega$	$R_P = 4.7 k\Omega$	$R_P = 3.3 k\Omega$	$R_P = 4.7 k\Omega$	$R_P = 3.3 k\Omega$	$R_P = 4.7 k\Omega$	$R_P = 3.3 k\Omega$	$R_P = 4.7 k\Omega$			
400		Not ach	nievable		83h						
300		Not ach	nievable			85	ōh				
200		83	3h		8Ah	89h	8/	۹h			
100		1(	)h		24h	23h	24h	23h			
50	24h				24h 4Ch						
20	5Fh					FI	Fh				

### Table 115. SCL frequency table<sup>(1)</sup>

1. Legend:  $R_P$  = external pull-up resistance;  $f_{SCL} = I^2C$  speed

Note:For speeds around 200 kHz, the achieved speed can have a ±5% tolerance.For other speed ranges, the achieved speed can have a ±2% tolerance.The above variations depend on the accuracy of the external components used.



### 12.12 10-bit ADC characteristics


Subject to general operating conditions for V<sub>DD</sub>, f<sub>CPU</sub>, and T<sub>A</sub> unless otherwise specified.


Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
f <sub>ADC</sub>	ADC clock frequency		0.4		2	MHz	
V <sub>AREF</sub>	Analog reference voltage		$V_{DD}$		V <sub>DD</sub>	V	
V <sub>AIN</sub>	Conversion voltage range <sup>(1)</sup>	$V_{\text{SSA}}$		V <sub>AREF</sub>	v		
l <sub>lkg</sub>	Input leakage current for analog input <sup>(2)</sup>			±250	nA		
R <sub>AIN</sub>	External input impedance					kΩ	
C <sub>AIN</sub>	External capacitor on analog input				see <i>Figure 90</i> and <i>Figure 91</i>	pF	
f <sub>AIN</sub>	Variation frequency of analog input signal				Jan	Hz	
C <sub>ADC</sub>	Internal sample and hold capacitor			12		pF	
	Conversion time (sample + hold) $f_{CPU} = 8 \text{ MHz}$ , speed = 0, $f_{ADC} = 2 \text{ MHz}$		7.5			μs	
t <sub>ADC</sub>	Number of sample capacitor loading cycles	4		1/f <sub>ADC</sub>			
	Number of hold conversion cycles				11		

Table 116. 10-bit ADC characteristics

1. Data based on characterization results, not tested in production.

2. Injecting negative current on adjacent pins may result in increased leakage currents. Software filtering of the converted analog value is recommended.






 C<sub>PARASITIC</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high C<sub>PARASITIC</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

 This graph shows that, depending on the input signal variation (f<sub>AIN</sub>), C<sub>AIN</sub> can be increased for stabilization time and decreased to allow the use of a larger serial resistor (R<sub>AIN</sub>).



Figure 92. Typical A/D converter application



### 12.12.1 Analog power supply and reference pins

Depending on the MCU pin count, the package may feature separate V<sub>AREF</sub> and V<sub>SSA</sub> analog power supply pins. These pins supply power to the A/D converter cell and function as the high and low reference voltages for the conversion. In some packages, V<sub>AREF</sub> and V<sub>SSA</sub> pins are not available (refer to *Section 2: Package pinout and pin description on page 15*). In this case the analog supply and reference pads are internally bonded to the V<sub>DD</sub> and V<sub>SS</sub> pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see *Section 12.12.2: General PCB design guidelines on page 203*).




5

### 12.12.2 General PCB design guidelines

To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

- Use separate digital and analog planes. The analog ground plane should be connected to the digital ground plane via a single point on the PCB.
- Filter power to the analog power planes. It is recommended to connect capacitors, with good high frequency characteristics, between the power and ground lines, placing 0.1µF and optionally, if needed 10pF capacitors as close as possible to the ST7 power supply pins and a 1 to 10µF capacitor close to the power source (see *Figure 93*).
- The analog and digital power supplies should be connected in a star network. Do not use a resistor, as V<sub>AREF</sub> is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.
- Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.

#### Figure 93. Power supply filtering





### 12.12.3 ADC accuracy

Table 117. ADC accuracy with  $V_{DD} = 3.3V$ 

Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit
IE <sub>T</sub> I	Total unadjusted error <sup>(2)</sup>		3	4	
IE <sub>O</sub> I	Offset error <sup>(2)</sup>		2	3	
IE <sub>G</sub> I	Gain error <sup>(2)</sup>	CPU in Run mode @ f <sub>ADC</sub> = 2 MHz	0.5	2.5	LSB
IE <sub>D</sub> I	Differential linearity error <sup>(2)</sup>		1	2	
IELI	Integral linearity error <sup>(2)</sup>		1	3	

1. Data based on characterization results, monitored in production to guarantee 99.73% within  $\pm$  max value from -40°C to 85°C ( $\pm$  3 $\sigma$  distribution limits).

 ADC accuracy vs. negative injection current: Injecting negative current may reduce the accuracy of the conversion being performed on another analog input. Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 12.8: I/O port pin characteristics on page 189 does not affect the ADC accuracy.




Figure 94. ADC accuracy characteristics

Legend:

 $E_{T}$  = Total unadjusted error: maximum deviation between the actual and the ideal transfer curves

 $E_{O}$  = Offset error: deviation between the first actual transition and the first ideal one

 $E_{G}$  = Gain error: deviation between the last ideal transition and the last actual one

 $E_D$  = Differential linearity error: maximum deviation between actual steps and the ideal one

 $E_L$  = Integral linearity error: maximum deviation between any actual transition and the end point correlation line



## 13 Package characteristics

### 13.1 Package mechanical data

### Figure 95. 44-pin low profile quad flat package outline




Table 118. 4	4-pin low profile quad flat package med	hanical data
--------------	---	--------------

Dim.		mm			inches <sup>(1)</sup>	
Dini.	Min	Тур	Max	Min	Тур	Max
A			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090		0.200	0.0035		0.0079
D		12.000			0.4724	
D1		10.000			0.3937	
E		12.000			0.4724	
E1		10.000			0.3937	
е		0.800			0.0315	
θ	0°	3.5°	<b>7</b> °	0°	3.5°	<b>7</b> °
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	

1. Values in inches are converted from mm and rounded to 4 decimal digits.



### 13.2 Thermal characteristics

### Table 119. Thermal characteristics

Symbol	Ratings	Value	Unit
R <sub>thJA</sub>	Package thermal resistance (junction to ambient) LQFP44 10 x 10	52	°C/W
PD	Power dissipation <sup>(1)</sup>	500	mW
T <sub>Jmax</sub>	Maximum junction temperature <sup>(2)</sup>	110	°C

1. The maximum power dissipation is obtained from the formula  $P_D = (T_J - T_A)/R_{thJA}$ . The power dissipation of an application can be defined by the user with the formula:  $P_D = P_{INT} + P_{PORT}$  where  $P_{INT}$  is the chip internal power ( $I_{DD} \times V_{DD}$ ) and  $P_{PORT}$  is the port power dissipation depending on the ports used in the application.

2. The maximum chip-junction temperature is based on technology characteristics.

### 13.3 Soldering information

In order to meet environmental requirements, ST offers these devices in ECOPACK<sup>®</sup> packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

#### Compatibility

ECOPACK<sup>®</sup> LQFP packages are fully compatible with lead (Pb) containing soldering process (see application note AN2034).

Table 120.	Soldering compatibility	(wave and reflow soldering process)	
------------	-------------------------	-------------------------------------	--

Package	Plating material devices	Pb solder paste	Pb-free solder paste
LQFP44	Sn (pure Tin)	Yes	Yes



### 14 Device configuration and ordering information

### 14.1 Introduction

The device is available for production in user programmable versions (Flash) as well as in factory coded versions (FASTROM).

ST72P321BL-Auto devices are factory advanced service technique ROM (FASTROM) versions: They are factory-programmed HDFlash devices.

Flash devices are shipped to customers with a default content (FFh). This implies that Flash devices have to be configured by the customer using the option bytes.

### 14.2 Flash devices

### 14.2.1 Flash configuration

#### Table 121. Flash option bytes

	Static option byte 0							:	Static	optio	n byt	e 1				
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	WD	G		Reserved			FMP_R			OSCTYPE OSCRANGE PL			PLL			
	HALT	SW						Res	11310	1	0	2	1	0	OFF	
Default	1	1	1	1	1	1	1	1	1	1	1	0	0	1	1	1

The option bytes allow the hardware configuration of the microcontroller to be selected. They have no address in the memory map and can be accessed only in programming mode (for example using a standard ST7 programming tool). The default content of the Flash is fixed to FFh. To program the Flash devices directly using ICP, Flash devices are shipped to customers with the internal RC clock source enabled.

#### Table 122. Option byte 0 description

Bit	Name	Function
OPT7	WDG HALT	<ul> <li>Watchdog reset on halt</li> <li>This option bit determines if a reset is generated when entering halt mode while the watchdog is active.</li> <li>0: No reset generation when entering halt mode</li> <li>1: Reset generation when entering halt mode</li> </ul>
OPT6	WDG SW	Hardware or software watchdog This option bit selects the watchdog type 0: Hardware (watchdog always enabled) 1: Software (watchdog to be enabled by software)
OPT5:1	-	Reserved (must be kept at default value)



Table 122.	Option byte 0	description
------------	---------------	-------------

Bit	Name	Function
OPT0	FMP_R	<ul> <li>Flash memory readout protection</li> <li>Readout protection, when selected, provides a protection against program memory content extraction and against write access to Flash memory. Erasing the option bytes when the FMP_R option is selected causes the whole user memory to be erased first, after which the device can be reprogrammed. Refer to Section 4.3.1: Readout protection on page 23 and the ST7 Flash programming reference manual for more details.</li> <li>0: Readout protection enabled</li> <li>1: Readout protection disabled</li> </ul>

#### Table 123. Option byte 1 description

Bit	Name	Function
OPT7	-	Reserved (must be kept at default value)
OPT6	RSTC	<ul> <li>Reset clock cycle selection</li> <li>This option bit selects the number of CPU cycles applied during the reset phase and when exiting halt mode. For resonator oscillators, it is advised to select 4096 due to the long crystal stabilization time.</li> <li>0: Reset phase with 4096 CPU cycles</li> <li>1: Reset phase with 256 CPU cycles</li> </ul>
OPT5:4	OSCTYPE[1:0]	Oscillator type These option bits select the ST7 main clock source type: 00: Clock source = Resonator oscillator 01: Reserved 10: Clock source = Internal RC oscillator 11: Clock source = External source
OPT3:1	OSCRANGE[2:0]	Oscillator range When the resonator oscillator type is selected, these option bits select the resonator oscillator current source corresponding to the frequency range of the used resonator. When the external clock source is selected, these bits are set to medium power ( $2 \sim 4 \text{ MHz}$ ). 000: Typical frequency range (LP) = >1 ~ 2 MHz 001: Typical frequency range (MP) = >2 ~ 4 MHz 010: Typical frequency range (MS) = >4 ~ 8 MHz 011: Typical frequency range (HS) = >8 ~ 16 MHz
OPT0	PLL OFF	<ul> <li>PLL activation</li> <li>This option bit activates the PLL which allows multiplication by two of the main input clock frequency. The PLL is guaranteed only with an input frequency between 2 and 4 MHz. For this reason, the PLL must not be used with the internal RC oscillator.</li> <li>0: PLL x2 enabled</li> <li>1: PLL x2 disabled</li> <li>Caution 1: The PLL can be enabled only if the OSCRANGE (OPT3:1) bits are configured to 'MP - 2 ~ 4 MHz'. Otherwise, the device functionality is not guaranteed.</li> <li>Caution 2: When the PLL is used with an external clock signal, the clock signal must be available on the OSCIN pin before the reset signal is released.</li> </ul>



### 14.2.2 Flash ordering information


*Table 124* serves as a guide for ordering.

#### Table 124. Flash user programmable device types

Order code <sup>(1)</sup>	Package	Flash memory (Kbytes)	Temperature range
ST72F321BLJ6TARE	LQFP44	32	-40°C to +85°C

1. R = Tape and reel (left blank if tray)

#### Figure 96. Flash commercial product code structure



### 14.3 FASTROM device ordering information and transfer of customer code

Customer code is made up of the FASTROM contents and the list of the selected options (if any). The FASTROM contents are to be sent on diskette, or by electronic means, with the S19 hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed option list appended.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

*Table 125: FASTROM factory coded device types on page 210* serves as a guide for ordering. The STMicroelectronics sales organization are pleased to provide detailed information on contractual points.


57

#### Table 125. FASTROM factory coded device types

Order code <sup>(1)</sup>	Package	Memory (Kbytes)	Temperature range
ST72P321BL(J6)T(A)xxxRE	LQFP44	32	-40°C to +85°C

The three characters in parentheses which represent the pinout, program memory size and temperature 1. range are for reference only and are not visible in the final commercial product order code. 'xxx' represents the code name defined by STMicroelectronics: It denotes the ROM code, pinout and program memory size. R = Tape and reel (left blank if tray)

### Figure 97. FASTROM commercial product code structure





ST72P321BL (3.3V) FASTROM microcontroller option list						
(Last update: January 2008)						
Address:						
Contact: Phone No:	Je:					
	The FASTROM code name is assigned by STMicroelectronics. FASTROM code must be sent in .S19 formatHex extension cannot be processed.					
Device type/memory size/	package (check only one o	ption):				
FASTROM	32K					
LQFP44:	[] ST72P321B					
Conditioning (check only on LQFP packaged product	one option): [] Tape and reel	[] Tray				
Special marking: Authorized characters are	[ ] No e letters, digits, '.', '-', '/' and	[] Yes "" (10 characters max) spaces only.				
Clock source selection:	[] Resonator [] Internal RC [] External clock (sets M	[] LP: Low power resonator (1 to 2 MHz) [] MP: Medium power resonator (2 to 4 MHz) [] MS: Medium speed resonator (4 to 8 MHz) [] HS: High speed resonator (8 to 16 MHz) IP medium power resonator in OSCRANGE of option byte)				
PLL <sup>(1)(2)</sup> :	[] Disabled	[] Enabled				
Reset delay:	[ ] 256 cycles	[] 4096 cycles				
Watchdog selection:	[] Software activation	[] Hardware activation				
Watchdog reset on halt:	[] Reset	[]No reset				
Readout protection:	[] Disabled	[] Enabled				
Date Signature						
Note 1: PLL must be disabled if internal RC Network is selected Note 2: The PLL can be enabled only of the resonator is configured to 'Medium power: 2 to 4 MHz'						
Please download the latest version of this option list from www.st.com						

www.bdtic.com/ST

57

### 14.4 Development tools

### 14.4.1 Introduction

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and third-party tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

### 14.4.2 Evaluation tools and starter kits

ST offers complete, affordable starter kits and full-featured evaluation boards that allow you to evaluate microcontroller features and quickly start developing ST7 applications. Starter kits are complete, affordable hardware/software tool packages that include features and samples to help you quickly start developing your application. ST evaluation boards are open-design, embedded systems, which are developed and documented to serve as references for your application design. They include sample application software to help you demonstrate, learn about and implement your ST7's features.

### 14.4.3 Development and debugging tools

Application development for ST7 is supported by fully optimizing C compilers and the ST7 assembler-linker toolchain, which are all seamlessly integrated in the ST7 integrated development environments in order to facilitate the debugging and fine-tuning of your application. The cosmic C compiler is available in a free version that outputs up to 16 Kbytes of code.

The range of hardware tools includes cost effective ST7-DVP3 series emulators. These tools are supported by the ST7 Toolset from STMicroelectronics, which includes the STVD7 integrated development environment (IDE) with high-level language debugger, editor, project manager and integrated programming interface.

### 14.4.4 **Programming tools**

During the development cycle, the ST7-DVP3 and ST7-EMU3 series emulators and the RLink provide in-circuit programming capability for programming the Flash microcontroller on your application board.

ST also provides a low-cost dedicated in-circuit programmer, the ST7-STICK, as well as ST7 socket boards which provide all the sockets required for programming any of the devices in a specific ST7 subfamily on a platform that can be used with any tool with in-circuit programming capability for ST7.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

For additional ordering codes for spare parts, accessories and tools available for the ST7 (including from third party manufacturers), refer to the online product selector at *www.st.com*.



	Emulation				Programming
Supported	ST7 DV	P3 series	ST7 EMU3 series		ICC socket
products	Emulator	Connection kit	Emulator	Active probe and T.E.B.	board
ST72321BLJ6	ST7MDT20- DVP3	ST7MDT20- T44/DVP	ST7MDT20J- EMU3	ST7MDT20J- TEB	ST7SB20J/xx <sup>(1)</sup>

 Table 126.
 Development tool order codes for the ST72321BL family

1. Add suffix /EU, /UK, /US for the power supply of your region.

### 14.4.5 Socket and emulator adapter information

For information on the type of socket that is supplied with the emulator, refer to the suggested list of sockets in *Table 127*.

Note: Before designing the board layout, it is recommended to check the overall dimensions of the socket as they may be greater than the dimensions of the device.

For footprint and other mechanical information about these sockets and adapters, refer to the manufacturer's datasheet.

### Table 127. Suggested list of socket types

Device	Socket (supplied with ST7MDT20J-EMU3)	Emulator adapter (supplied with ST7MDT20J-EMU3)
LQFP44 10 x10	YAMAICHI IC149-044-*52-*5	YAMAICHI ICP-044-5

### 14.5 ST7 application notes

All relevant ST7 application notes can be found on www.st.com

57

## 15 Known limitations

### 15.1 All Flash devices

### 15.1.1 Safe connection of OSC1/OSC2 pins

The OSC1 and/or OSC2 pins must not be left unconnected, otherwise the ST7 main oscillator may start and, in this configuration, could generate an f<sub>OSC</sub> clock frequency in excess of the allowed maximum (>16 MHz), putting the ST7 in an unsafe/undefined state. Refer to *Section 6.4: Multi-oscillator (MO) on page 32*.

### 15.1.2 External interrupt missed

To avoid any risk of generating a parasitic interrupt, the edge detector is automatically disabled for one clock cycle during an access to either DDR and OR. Any input signal edge during this period is not detected and does not generate an interrupt.

This case can typically occur if the application refreshes the port configuration registers at intervals during runtime.

#### Workaround

The workaround is based on software checking the level on the interrupt pin before and after writing to the PxOR or PxDDR registers. If there is a level change (depending on the sensitivity programmed for this pin) the interrupt routine is invoked using the call instruction with three extra PUSH instructions before executing the interrupt routine (this is to make the call compatible with the IRET instruction at the end of the interrupt service routine).

But detection of the level change does not make sure that edge occurs during the critical one cycle duration and the interrupt has been missed. This may lead to occurrence of same interrupt twice (one hardware and another with software call).

To avoid this, a semaphore is set to '1' before checking the level change. The semaphore is changed to level '0' inside the interrupt routine. When a level change is detected, the semaphore status is checked and if it is '1' this means that the last interrupt has been missed. In this case, the interrupt routine is invoked with the call instruction.

There is another possible case that is, if writing to PxOR or PxDDR is done with global interrupts disabled (interrupt mask bit set). In this case, the semaphore is changed to '1' when the level change is detected. Detecting a missed interrupt is done after the global interrupts are enabled (interrupt mask bit reset) and by checking the status of the semaphore. If it is '1' this means that the last interrupt was missed and the interrupt routine is invoked with the call instruction.

To implement the workaround, the following software sequence is to be followed for writing into the PxOR/PxDDR registers. The example is for Port PF1 with falling edge interrupt sensitivity. The software sequence is given for both cases (global interrupt disabled/enabled).

214/220



Case 1: Writing to PxOR or PxDDR with global interrupts enabled:

```
LD A,#01
LD sema, A; set the semaphore to '1'
LD A, PFDR
AND A,#02
LD X,A; store the level before writing to PxOR/PxDDR
LD A,#$90
LD PFDDR, A ; Write to PFDDR
LD A,#$ff
LD PFOR, A ; Write to PFOR
LD A, PFDR
AND A,#02
LD Y,A; store the level after writing to PxOR/PxDDR
LD A,X; check for falling edge
cp A,#02
jrne OUT
TNZ Y
jrne OUT
LD A, sema ; check the semaphore status if edge is detected
CP A,#01
jrne OUT
call call_routine ; call the interrupt routine
OUT:LD A,#00
LD sema,A
.call routine ; entry to call routine
PUSH A
PUSH X
PUSH CC
.ext1_rt ; entry to interrupt routine
LD A,#00
LD sema,A
IRET
Case 2: Writing to PxOR or PxDDR with global interrupts disabled:
SIM ; set the interrupt mask
LD A, PFDR
AND A,#$02
LD X,A ; store the level before writing to PxOR/PxDDR
LD A,#$90
LD PFDDR, A ; Write into PFDDR
LD A,#$ff
LD PFOR, A ; Write to PFOR
LD A, PFDR
AND A,#$02
LD Y, A ; store the level after writing to PxOR/PxDDR
LD A,X ; check for falling edge
cp A,#$02
jrne OUT
TNZ Y
jrne OUT
LD A,#$01
LD sema, A ; set the semaphore to '1' if edge is detected
```

www.bdtic.com/ST



215/220

RIM ; reset the interrupt mask LD A, sema ; check the semaphore status CP A,#\$01 jrne OUT call call routine ; call the interrupt routine RTM OUT:RIM JP while\_loop .call routine ; entry to call routine PUSH A PUSH X PUSH CC .ext1 rt ; entry to interrupt routine LD A,#\$00 LD sema,A IRET

### 15.1.3 Unexpected reset fetch

If an interrupt request occurs while a 'POP CC' instruction is executed, the interrupt controller does not recognize the source of the interrupt and, by default, passes the reset vector address to the CPU.

### Workaround

To solve this issue, a 'POP CC' instruction must always be preceded by a 'SIM' instruction.

### 15.1.4 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag is being cleared, an unwanted reset may occur.

Note: Clearing the related interrupt mask does not generate an unwanted reset.

### Concurrent interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request.

### Example:

SIM Reset interrupt flag RIM



### Nested interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt flag is cleared within its own interrupt routine
- The interrupt flag is cleared within any interrupt routine with higher or identical priority level
- The interrupt flag is cleared in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

PUSH CC SIM Reset interrupt flag POP CC

### 15.1.5 16-bit timer PWM mode

In PWM mode, the first PWM pulse is missed after writing the value FFFCh in the OC1R register (OC1HR, OC1LR). It leads to either full or no PWM during a period, depending on the OLVL1 and OLVL2 settings.

### 15.1.6 TIMD set simultaneously with OC interrupt

### Description

If the 16-bit timer is disabled at the same time as the output compare event occurs, then the output compare flag gets locked and cannot be cleared before the timer is enabled again.

#### Impact on the application

If output compare interrupt is enabled, then the output compare flag cannot be cleared in the timer interrupt routine. Consequently the interrupt service routine is called repeatedly and the application gets stuck which causes the watchdog reset if enabled by the application.

### Workaround

Disable the timer interrupt before disabling the timer. While enabling, first enable the timer, then the timer interrupts.

Perform the following to disable the timer:

- TACR1 or TBCR1 = 0x00h; // Disable the compare interrupt
- TACSR | or TBCSR | = 0x40; // Disable the timer

Perform the following to enable the timer again:

- TACSR & or TBCSR & = ~0x40; // Enable the timer
- TACR1 or TBCR1 = 0x40; // Enable the compare interrupt



### 15.1.7 SCI wrong break duration

### Description

A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

20 bits instead of 10 bits if M = 0

22 bits instead of 11 bits if M = 1.

In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may lead to generate one break more than expected.

### Occurrence

The occurrence of the problem is random and proportional to the baud rate. With a transmit frequency of 19200 baud ( $f_{CPU} = 8$  MHz and SCIBRR = 0xC9), the wrong break duration occurrence is around 1%.

### Workaround

If this wrong duration is not compliant with the communication protocol in the application, software can request that an idle line be generated before the break character. In this case, the break duration is always correct assuming the application is not doing anything between the idle and the break. This can be ensured by temporarily disabling interrupts.

The exact sequence is:

- Disable interrupts
- Reset and set TE (IDLE request)
- Set and reset SBK (break request)
- Re-enable interrupts

### 15.1.8 I<sup>2</sup>C multimaster

In multimaster configurations, if the ST7 I<sup>2</sup>C receives a start condition from another I<sup>2</sup>C master after the START bit is set in the I<sup>2</sup>CCR register and before the start condition is generated by the ST7 I<sup>2</sup>C, it may ignore the start condition from the other I<sup>2</sup>C master. In this case, the ST7 master will receive a NACK from the other device. On reception of the NACK, ST7 can send a restart and slave address to re-initiate communication.

### 15.1.9 I<sup>2</sup>C exit from halt/active halt

Contrary to the behavior specified in the datasheet, the I<sup>2</sup>C interrupt is capable of exiting the device from halt/active halt mode.



## 16 Revision history

 Table 128.
 Document revision history

Date	Revision	Changes
08-Jan-2008	Rev 1	Initial release
14-Jan-2008	Rev 2	Section 6.3: Phase locked loop on page 31: Added caution regarding use of PLL with an external clock Table 95: On-chip peripherals on page 180: Added typical values for ART PWM and I <sup>2</sup> C supply current parameters Table 99: Examples of typical resonators on page 183: Changed 'MS' mode to 'MP' mode for f <sub>OSC</sub> = 4MHz Table 123: Option byte 1 description on page 208: - For OPT3:1 bits, added '>' to the first of each frequency range - For OPT0 bit, added a caution regarding use of PLL with an external clock



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

