

STHVDAC-304M

High voltage BST capacitance controller

Datasheet - production data

Features

- Dedicated ASIC to control BST tunable capacitances
- Operation compliant with cellular systems requirements
- Integrated boost converter with 4 programmable outputs (from 0 to 30 V)
- Low power consumption
- MIPI RFFE serial interface 1.8 V
- Available in WLCSP for stand-alone or SiP module integration

Benefits

■ RF tunable passive implementation in mobile phones to optimize the radiated performance

Applications

- Cellular antenna tunable matching network in multi-band GSM/WCDMA mobile phone
- Compatible with open loop antenna tuner applications





Figure 1. Pin configuration (bump view)



Description

The ST high voltage BST capacitance controller STHVDAC-304MF3 is a high voltage digital to analog converter (DAC), specifically designed to control and meet the wide tuning bias voltage requirement of the BST tunable capacitors.

It provides 4 independent high voltage outputs, thus having the capability to control 4 different capacitances in parallel. It is fully controlled through an RFFE serial interface.

BST capacitors are tunable capacitors intended for use in mobile phone applications, and dedicated to RF tunable applications. These tunable capacitors are controlled through a bias voltage ranging from 2 to 16 V. The implementation of BST tunable capacitors in mobile phones enables significant improvement in term of radiated performance, making the performance almost insensitive to the external environment.

November 2012 Doc ID 023054 Rev 2 1/26

Contents STHVDAC-304M

Contents

1	Elec	trical characteristics 3							
2	Fun	ctional block diagram							
3	The	ory of operation							
	3.1	HVDAC output voltages							
	3.2	Operating modes							
	3.3	Power-on reset 9							
	3.4	RFFE serial interface 9							
	3.5	Power-up / down sequence							
	3.6	Power supply sequencing							
	3.7	Trigger Mode							
		3.7.1 Trigger mode enabled (default mode)							
		3.7.2 Trigger mode disabled							
	3.8	Settling time							
	3.9	Timing parameters							
4	Reg	ister table							
5	RFFE interface								
	5.1	Register content description							
	5.2	Command and data frame structure							
6	Seri	al interface specification18							
7	Арр	lication information							
8	Orde	ering information schemes22							
9	Pacl	kage information							
10	Orde	ering information							
11	Revi	sion history							



1 Electrical characteristics

Table 1. Absolute maximum ratings (limiting value)

Symbol	Parameter	Rating	Unit
AV_DD	Analog supply voltage	-0.3 to +5.5	V
VIO	Input/output supply voltage	-0.3 to +2	V
V _{I/O}	Input voltage logic lines (DATA, CLK)	-0.5 to VIO + 0.5	V
V _{ESD (HBM)}	Human body model, JESD22-A114-B, All I/O	2	kV
V _{ESD (CDM)}	Charge device model, JESD22-C101-C, All I/O	500	V
T _{stg}	Storage temperature range	-55 to +150	°C
T _j	Maximum junction temperature	150	°C

Table 2. Recommended operating conditions

Symbol	Parameter		Unit			
Symbol	i di dinoto.	Min.	Тур.	Max.		
T _{AMB_oP}	Operating ambient temperature	-25	-	+85	°C	
AV _{DD}	Analog supply voltage	2.3	-	5	٧	
VIO	Input/output supply voltage	1.65	-	1.95	٧	
V _{IH}	Input voltage logic level HIGH (DATA, CLK)	0.7 · VIO	-	VIO + 0.3	٧	
V _{IL}	Input voltage logic level LOW (DATA, CLK)	-0.3	-	0.35 · VIO	٧	

Table 3. DC characteristics

	Conditions: AV _{DD} from 2.3 to 5 V, VIO from 1.65 to 1.95 V, T _{amb} from -25 °C to +85 °C unless otherwise specified											
Symbol	Parameter	Max.	Unit									
ı	A\/	Shutdown mode			5	μΑ						
I _{DD}	AV _{DD} supply current	Active mode (4 outputs active)		0.72	1	mA						
		Shutdown mode			10	μΑ						
IIO	VIO supply current	Active Mode: (4 outputs active) F _{CLK} = 13 MHz F _{CLK} = 26 MHz			0.6 1	mA						
I _{IH}	Input current logic level HIGH	Any mode, DATA, CLK	-2		2	μΑ						
I _{IL}	Input current logic level LOW	Any mode, DATA, CLK	-2		2	μΑ						

^{1.} Typical value with typical application condition, V_{HV} = 20 V, AV_{DD} = 2.3 V, 25 °C, I_{load} = 4 · 1 μA

Table 4. Boost converter characteristics


Conditions: AV _{DD} from 2.3 to 5 V, VIO from 1.65 to 1.95 V, T _{amb} from -25 °C to +85 °C unless otherwise specified)										
Symbol Parameter Conditions Min. Typ. Max.										
V _{hv_low}	Minimum programmable output voltage	Active mode, DAC_boost = 0h		15		V				
V _{hv_high}	Maximum programmable output voltage	Active mode, DAC_boost = Fh		30		V				
Resolution	Boost voltage resolution	4 bits DAC		1		V				
Error	DAC boost error	DAC A, DAC B, DAC C, DAC D	-6		+6	%V _{out}				

Table 5. High voltage DAC output characteristics

Conditions: AV _{DD} from 2.3 to 5 V, VIO from 1.65 to 1.95V, T _{amb} from -25 °C to +85 °C, OUTA, OUTB, OUTC, OUT D, unless otherwise specified)									
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
SHUTDOW	N MODE			•	L	•			
Z _{out}	OUTA, OUTB, OUTC, OUTD output impedance		7			ΜΩ			
ACTIVE MC	DDE								
V _{OH}	OUTA, OUTB, OUTC, OUTD maximum output voltage	DAC A = DAC B = DAC C = DAC D = 88h DAC_boost = 5h (V_{HV} = 20 V), I_{OH} < 10 μ A		16		V			
V _{OL}	OUTA, OUTB, OUTC, OUTD minimum output voltage	DAC A = DAC B = DAC C = DAC D = 11h DAC_boost = 5h (V_{HV} = 20 V), I_{OL} < 10 μ A		2		٧			
R _{PD}	OUTA, OUTB, OUTC, OUTD set in pull down mode	DAC A = DAC B = DAC C = DAC D = 00h DAC_boost from 0h to Fh			500	Ω			
Resolution	Voltage resolution / OUTA, OUTB, OUTC, OUTD	8 bits DAC, full range 30 V		117		mV			
V _{offset}	Zero scale offset	DAC A, DAC B, DAC C and DAC D	-2		+2	LSB			
INL	Integral non linearity	DAC A, DAC B, DAC C and DAC D	-3		+3	LSB			
DNL	Differential non linearity	DAC A, DAC B, DAC C and DAC D	-0.5		+0.5	LSB			
Error	DAC error	DAC A, DAC B, DAC C and DAC D	-6		+6	%V _{out}			
I _{sc}	Over current protection	Any DAC output			50	mA			



Functional block diagram 2



HVDAC functional block diagram Figure 2.

Table 6. Signal descriptions

Pin number	Pin name	Description				
A1	DATA	RFFE Serial interface / Serial DATA				
A2	GND_BOOST	Ground				
A3	IND_BOOST	Boost inductance				
A4	AVDD	Analog supply voltage				
B1	CLK	RFFE Serial interface / Serial CLOCK				
B2	GND_VIO	Ground				
В3	GND_VIO	Ground				
B4	VHV	Boost High voltage output				
C1	VIO	RFFE IO supply used as Digital supply voltage				
C4	Rbias	Biasing reference resistance				
D1	VIO	RFFE IO supply used as Digital supply voltage				
D2	MSB_device_ID	Device_ID MSB tied GND or VIO				
D3	TEST	Test pin / connected to GND in final application				
D4	GND_REF	Analog ground				
E1	OUTA	High voltage output A				
E2	OUTB	High voltage output B				
E3	OUTC	High voltage output C				
E4	OUTD	High voltage output D				

577

Doc ID 023054 Rev 2 7/26

Theory of operation 3

3.1 **HVDAC** output voltages

The DAC outputs are directly controlled by programming the 8-bit DAC (DAC A, DAC B, DAC C and DAC D) through the RFFE serial interface.

The DAC stages are driven from a reference voltage, generating an analog output voltage driving a high voltage amplifier supplied from the boost converter (see HVDAC block diagram - Figure 2).

The DAC output voltages are scaled from 0 to 30 V, with 255 steps of 117 mV (30/255 = 0.11764 V). The nominal DAC output can be approximated to 117 mV x (DAC value).

For performance optimization, it is also possible to control the boost output voltage (V_{HV}) from 15 V to 30 V, by programming register #5 (4 bits / 1 V step). The default power mode is VHV = 15 V so it is recommended to program register #5 to 5h for 20 V.


For proper operation, ST recommends the operation of the DAC outputs 2 V below the actual boost output voltage (V_{HV}), to avoid clamping the HVDAC outputs to the boost output voltage.

Recommended settings for DAC A, DAC B DAC C and DAC D are described in Table 5., considering the overall HVDAC accuracy. These recommended settings are further described on Figure 3

Minimum DAC output voltage is also limited to 2 V, meaning minimum DAC command is equal to 11h (or 17d), independent of the DAC_boost setting.

DAC settings can be programmed outside this recommended operating range, but in this case the HVDAC performance (accuracy and noise) be outside the specified range.

If DAC value is set to 00h, then the corresponding output is directly connected to GND through a pull-down resistor (500 Ω).



8/26 Doc ID 023054 Rev 2

3.2 Operating modes

The following operating modes are accessible through the serial interface:

- Shutdown mode: The HVDAC is switched off, and all the blocks in the control ASIC are switched off. Power consumption is almost zero in this mode, the DAC outputs are in high Z state. The shutdown mode is set by writing to register 0 through the RFFE serial interface.
- Active mode: The HVDAC is switched on and the DAC outputs are fully controlled through the serial interface. The DAC settings can be dynamically modified and the outputs will be adjusted according to the specified timing diagrams. Each DAC can be individually controlled and/or switched off according to application requirements. This mode is set and controlled through RFFE serial interface commands.

3.3 Power-on reset

Power-on reset is implemented on the VIO supply input, ensuring the HVDAC will be reset to default mode once VIO supply line rises above a given threshold (typically 1 V). This trigger will force all registers to their default value.

3.4 RFFE serial interface

The HVDAC is fully controlled through RFFE serial interface (DATA, CLOCK, VIO).

This interface is further described in the next sections of this document and is made compliant to the MIPI alliance specification for RF front end control Interface.

Sequence start condition (SSC): One rising edge followed by falling edge on DATA while CLK remains at logic level low. This is used by the STHVDAC to identify the start of a Command frame.

Parity (P): Each frame shall end with a single parity bit. The parity bit shall be driven such that the total number of bits in the frame that are driven to logic level one, including the parity bit, is odd.

Bus park cycle (BP): The purpose of the bus park cycle is to put the interface into a known state in preparation for a DATA signal control change. A single clock cycle that occurs when the DATA signal control may change between devices. The device releasing DATA will drive the DATA to logic level zero during the first half of the CLK clock cycle. Thereafter, the device releasing DATA shall put its DATA driver into high Z state. The bus park cycle is also used at the end of each command sequence.

3.5 Power-up / down sequence

Table 7 and *Figure 4* describe the HVDAC settling time requirements and recommended timing diagrams.

Switching from shutdown to active mode is triggered by setting the power mode bit in register 0.

Switching from active to shutdown mode is driven by unsetting the power mode bit in register 0.



Doc ID 023054 Rev 2

9/26

Theory of operation STHVDAC-304M

Following active mode command, the HVDAC will be operational after T_{active} (max 300 μ s). A settling time of 50 μ s max (T_{set}) is required following each DAC command in active mode. During this settling time the HVDAC output voltages will vary from the initial to the updated DAC command.

Active mode can be directly activated from shutdown. In any case the HVDAC will be operational only after T_{active} (max 300 μ s).

3.6 Power supply sequencing

The ST HVDAC does not require any specific power supply sequencing. It is assumed that the AV_{DD} input will be directly supplied from the battery and will then be the first on.

3.7 Trigger Mode

To meet precise timing requirements and avoid RFFE interface traffic congestion at critical moments, trigger mode has been implemented in the RFFE interface.

Three triggers (TRIG0, TRIG1 and TRIG2) are available and can be controlled through the RFFE interface.

Registers 1 and 2 (DAC D and DAC C) are associated with TRIG0, register 3 (DAC B) is associated with TRIG1 and register 4 (DAC A) is associated with TRIG2. Each trigger can be activated independently.

3.7.1 Trigger mode enabled (default mode)

The different triggers are enabled by unsetting corresponding trigger mask bits in register 28. In this case, once in ACTIVE mode, the following sequence must be followed to control the HVDAC outputs:

- Send any valid register 1/2/3/4 write command sequence. The new register values will be temporarily stored in shadow registers
- Send a register28 write command sequence, setting trigger 2/1/0 bits and keeping trigger mask 2/1/0 bits low. The shadow registers will be loaded to destination registers and this will trigger the corresponding DAC outputs to their new values.

3.7.2 Trigger mode disabled

The different triggers are disabled by setting corresponding trigger mask bits in register 28.

In this case, any valid register 1/2/3/4 write command sequence is directly loaded to the destination register, directly triggering the corresponding DAC output to its new value.

3.8 Settling time

The STHVDAC will set the bias voltage of the tuner within 50µs after:

- Bus park (BP) of register28 write sequence data frame if trigger mode is enabled,
- Bus park (BP) of register1/2/3/4 write sequence data frame if trigger mode is disabled.



3.9 Timing parameters

Table 7. Timing parameters for OUT A, OUT B, OUT C, OUT D

Conditio	Conditions: AV _{DD} from 2.3 to 5 V, V _{IO} from 1.65 to 1.95 V, T_{amb} from -25 °C to +85 °C										
Symbol	Symbol Parameter Conditions										
T _{active}	Activation time	Internal voltages activation time from shutdown to active mode $C_{hv} = 22 \text{ nF}$ at V_{HV} , default power mode	300	μs							
T _{set+}	DAC outputs positive settling time	Positive settling time at 5%, equivalent load of 15 k Ω and 2 nF with C _{hv} = 22nF	50	μs							
T _{set-}	DAC outputs negative settling time	Negative settling time at 5%, equivalent load of 15 k Ω and 2 nF with C _{hv} = 22nF	50	μs							

Theory of operation STHVDAC-304M





Figure 4. Timing diagram example



STHVDAC-304M Register table

4 Register table

The HVDAC provides 8-bit registers. Register content is described in *Table 8*, and register default values are provided in *Table 9*.

Table 8. Register table

Reg #	Address	D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB	Access	Triggered
0	[00000]	Rese	erved	PWR Mode	Reserved	DAC A	DAC B	DAC C	DAC D	RW	no
1	[00001]		DAC D								
2	[00010]		DAC C								
3	[00011]		DAC B								TRIG1
4	[00100]		DAC A								TRIG2
5	[00101]		Res	erved			DAC_E	BOOST		RW	no
28	[11100]	Rese	erved	Trig mask 2	Trig mask 1	Trig mask 0	TRIG2	TRIG1	TRIG0	RW	no
29	[11101]		Product ID								no
30	[11110]		Manufacturer ID [7,0]								no
31	[11111]	0	0	Manufacturer ID							no

Table 9. Register default values

Reg #	Address	D7	D6	D5	D4	D3	D2	D1	D0
0	[00000]	0	0	0	0	0	0	0	0
1	[00001]	0	0	0	0	0	0	0	0
2	[00010]	0	0	0	0	0	0	0	0
3	[00011]	0	0	0	0	0	0	0	0
4	[00100]	0	0	0	0	0	0	0	0
5	[00101]	0	0	0	0	0	0	0	0
28	[11100]	0	0	0	0	0	0	0	0
29	[11101]	(1)	0	0	0	0	0	0	1
30	[11110]	0	0	0	0	0	1	0	0
31	[11111]	0	0	0	1	0	1	1	1

^{1.} Reg #29 - D7 (MSB DEVICE ID) default value is directly tied to MSB_device_ID pin. This bit is set to 1 if MSB_device_ID pin is tied to VIO, and set to 0 if MSB_device_ID pin is tied to GND.

RFFE interface STHVDAC-304M

5 RFFE interface

5.1 Register content description

Register content and control are described in Tables 10 to 13.

Table 10. HVDAC mode selection - Reg#0

D7	D6	D5	D4	D3	D2	D1	D0	Comments
Rese	erved	PWR mode	Reserved	DAC A	DAC B	DAC C	DAC D	
0	0	0	0	Х	Х	Х	Х	Shutdown mode
0	0	1	0	0	0	0	0	Active mode / DAC outputs in high Z state
0	0	1	0	1	1	1	1	Active mode / DAC outputs in enabled

Table 11. HVDAC boost control- Reg#5

D7	D6	D5	D4	D3	D2	D1	D0	Comments
	Res	erved			DAC_E	BOOST		
0	0	0	0	0	0	0	0	V _{hv} = 15 V
0	0	0	0	0	0	0	1	V _{hv} = 16 V
0	0	0	0	0	0	1	0	V _{hv} = 17 V
0	0	0	0	0	0	1	1	V _{hv} = 18 V
0	0	0	0	0	1	0	0	V _{hv} = 19 V
0	0	0	0	0	1	0	1	V _{hv} = 20 V
0	0	0	0	0	1	1	0	V _{hv} = 21 V
0	0	0	0	0	1	1	1	V _{hv} = 22 V
0	0	0	0	1	0	0	0	V _{hv} = 23 V
0	0	0	0	1	0	0	1	V _{hv} = 24 V
0	0	0	0	1	0	1	0	V _{hv} = 25 V
0	0	0	0	1	0	1	1	V _{hv} = 26 V
0	0	0	0	1	1	0	0	V _{hv} = 27 V
0	0	0	0	1	1	0	1	V _{hv} = 28 V
0	0	0	0	1	1	1	0	V _{hv} = 29 V
0	0	0	0	1	1	1	1	V _{hv} = 30 V

STHVDAC-304M RFFE interface

Table 12. HVDAC trigger control register - Reg#28

D7	D6	D5	D4	D3	D2	D1	D0	Comments
Rese	erved	Trig mask 2	Trig mask 1	Trig mask 0	TRIG2	TRIG1	TRIG0	
0	0	0	0	0	0	0	0	Triggers 2, 1, and 0 are unmasked. Triggers 2, 1, and 0 are disabled.
0	0	0	0	0	1	1	1	Triggers 2, 1, and 0 are unmasked. Triggers 2, 1, and 0 are enabled.
0	0	1	1	1	0	0	0	Triggers 2, 1, and 0 are masked.

Table 13. HVDAC unique slave identifier control- Reg#31

D7	D6	D5	D4	D3	D2	D1	D0	Comments
Sp	are		cturer ID ,8]		US	SID		
0	0	0	1	0	1	1	1	Default value
0	0	0	1	Х	х	х	х	USID can be modified by RFFE master, see detailed programming procedure in MIPI RFFE specification.

5.2 Command and data frame structure

The STHVDAC-304MF3 RFFE interface has been implemented to support the following command sequences:

- Register 0 WRITE
- Register WRITE
- Register READ

RFFE interface STHVDAC-304M

These supported command sequences are described in *Table 14*.

Table 14. Supported command sequences

	S	sc(1)			Command frame							Data frame											
							Data [6,0]																	
Register 0 WRITE	0	1	0	USID ⁽²⁾	1	0	Power mode	0	DAC A	DAC B	DAC C	DAC D	P ⁽³⁾	BP ⁽⁴⁾										
Register WRITE	0	1	0	USID	0	1	0	Re	g ac	ldre	ss [4	1,0]	Р			Dat	ta [7	7,0]				Р	ВР	
Register READ	0	1	0	USID	0	1	1 1 Reg address [4,0] P				Р	BP	BP Data [7,0]						Р	ВР				

1. SSC: Sequence start condition

2. USID: Unique slave identifier

3. P: Parity bit

4. BP: Bus park cycle

All frames are required to end with a single parity bit. The parity bit shall be driven such that the total number of bits in the frame that are driven to logic level 1, including the parity bit, is odd. In case the device detects a parity error, the frame is considered not valid and is ignored.

Table 15 shows a typical set of command sequences to start up and initialize the device, control the HVDAC outputs, either in triggered or untriggered mode, and then switch off the device.

STHVDAC-304M RFFE interface

Table 15. Typical command sequences

lable	15. Typical comma		SSC	•				C	on	nm	and	d fr	am	е							D	ata	a fr	am	е		
CS#	Description					US	SID		i	R/W	R/W Reg address [4,0]		Р	Data [7,0]				Р	ВР								
1	Write REG0 - switch to active mode	0	1	0	0	1	1	1	0	1	0	0	0	0	0	0	1	0	0	1	0	1	1	1	1	0	ВР
2	Write REG5 - program DAC_BOOST	0	1	0	0	1	1	1	0	1	0	0	0	0	0	1	1	0	0	0	0	0	1	0	1	1	ВР
	Write DEC1 are success																	0	0	0	0	0	0	0	0	1	BP
3	Write REG1 - program DAC D	0	1	0	0	1	1	1	0	1	0	0	0	0	0	1	0		[DAC) va	llue			Р	BP
																		1	1	1	1	1	1	1	1	1	BP
	Write REG2 - program																	0	0	0	0	0	0	0	0	1	BP
4	DAC C	0	1	0	0	1	1	1	0	1	0	0	0	0	1	0	0			DA(Р	BP
																		1	1	1		1	1	1	1	1	BP
	Write REG3 - program																	0	0	0	0	0	0	0	0	1	BP
5	DAC B	0	1	0	0	1	1	1	0	1	0	0	0	0	1	1	1			DA(P .	BP
																		1		1		1	1	1	1	1	BP
	Write REG4 - program				_	_									•		•	0	0	0	0	0	0	0	0	1	BP
6	DAC A	0	1	0	0	1	1	7	0	1	0	0	0	1	0	0	0	4		DAC						P	BP
	Write DECOS set the																	1	1	1	1	1	1	1	1	1	BP
7	Write REG28 - set the triggers	0	1	0	0	1	1	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	1	1	1	0	BP
Back	to CS#3 to run in loop mod	de,	trig	ger	en	abl	ed		<u> </u>	l	<u> </u>												l				
8	Write REG28 - disable the triggers	0	1	0	0	1	1	1	0	1	0	1	1	1	0	0	0	0	0	1	1	1	0	0	0	0	ВР
	W DEO.																	0	0	0	0	0	0	0	0	1	BP
9	Write REG1 - program DAC D	0	1	0	0	1	1	1	0	1	0	0	0	0	0	1	0		DAC D value)		Р	BP	
																		1	1	1	1	1	1	1	1	1	BP
	Muita DECO muanuana																	0	0	0	0	0	0	0	0	1	BP
10	Write REG2 - program DAC C	0	1	0	0	1	1	1	0	1	0	0	0	0	1	0	0		[DAC	C C) va	alue)		Р	BP
																		1	1	1	1	1	1	1	1	1	BP
	Write REG3 - program																	0		0		0	0		0	1	BP
11	DAC B	0	1	0	0	1	1	1	0	1	0	0	0	0	1	1	1			DAC						Р	BP
																		1	1	1		1	1	1	1	1	BP
	Write REG4 - program																	0		0		0	0	0	0	1	BP
12	DAC A	0	1	0	0	1	1	1	0	1	0	0	0	1	0	0	0			DAC						Р	BP
							<u> </u>											1	1	1	1	1	1	1	1	1	BP
back t	to CS#9 to run in loop mod	le, t	trig	ger	dis	abl	ed		1	1	1												1				
13	Write REG0 - switch to shutdown mode	0	1	0	0	1	1	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	ВР



6 Serial interface specification

Table 16. Interface specifications

Conditions	Conditions: AV _{dd} from 2.3 to 5 V, VIO from 1.65 to 1.95 V, T _{amb} from -25 °C to +85 °C, unless otherwise specified									
Symbol	Parameter	Conditions	min.	typ.	max.	Unit				
F _{CLK}	Clock frequency				26	MHz				
T _{CLK}	Clock period		38.4			ns				
T _{HIGH}	Clock high time		11.25			ns				
T _{LOW}	Clock low time		11.25			ns				
TD _{setup}	DATA setup time	Relative to 30% of CLK falling edge	1			ns				
TD_hold	DATA hold time	Relative to 70% of CLK falling edge	5			ns				
C _{CLK}	CLK pin input capacitance				5	pF				
C _{DATA}	DATA pin input capacitance				5	pF				

Figure 5. Register WRITE command sequence




Figure 6. Register Read command sequence





Figure 7. Register 0 WRITE command sequence



577

Doc ID 023054 Rev 2

19/26

7 Application information

Figure 8. Recommended application schematic





Figure 9. Recommended PCB layout



20/26 Doc ID 023054 Rev 2

Table 17. Recommended external BOM


Component	Description	Nominal value	Package (inch)	Package (mm)	Recommended P/N
C _{boost}	Boost supply capacitor	1 μF	0402	1005	Murata: GRM155R60J105KE19D
ı	Boost inductance	15 µH	0603	1608	COILCRAFT: 0603LS-153XGL
L _{boost}	boost inductance	15 μπ		2014	ABCO: LPS181210T-150M
R _{filt}	Decoupling resistor, 5%	3.3 Ω	0402	1005	Vishay: CRCW04023R30JNED
C _{dig}	Digital supply decoupling	100 nF	0402	1005	Murata: GRM155R71C104KA88D
C _{bias}	Analog supply decoupling	1 μF	0402	1005	Murata: GRM155R60J105KE19D
R _{bias}	Reference bias resistor, 1%	110 kΩ	0201	0603	Multicomp: MCRE000189
C _{hv}	Boost output capacitance, 50 V	22 nF	0402	1005	Murata: GRM155R71H223KA12 Semco: CL21B223KBCNNNC
C _{dec}	Decoupling capacitance, 50 V	100 pF	0201	0603	TDK: C0603COG1H101J

577

Doc ID 023054 Rev 2

8 Ordering information schemes

Figure 10. Ordering information scheme



22/26 Doc ID 023054 Rev 2

9 Package information

- Epoxy meets UL94, V0
- Lead-free package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Figure 11. Package dimensions





Figure 12. Footprint

Figure 13. Marking






Figure 14. Tape and reel specification

10 Ordering information

Table 18. Ordering information

Order code	RFFE	Marking	Package	Weight	Base qty	Delivery mode
STHVDAC-304MF3	with triggers	PF	Flip Chip	3.8 mg	5000	Tape and reel
STHVDAC-304MC3	with triggers	PG	Coated Flip Chip	4 mg	5000	Tape and reel

Note: More information is available in the STMicroelectronics Application note:

AN2348: "400 µm Flip Chip: Package description and recommendations for use"

24/26 Doc ID 023054 Rev 2

STHVDAC-304M Revision history

11 Revision history

Table 19. Document revision history

Date	Revision	Changes				
10-Apr-2012	1	nitial release.				
05-Nov-2012	2	Updated document status.				

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

26/26 Doc ID 023054 Rev 2

