

STL52N25M5

N-channel 250 V, 0.064 Ω 28 A, PowerFLAT™ (5x6) MDmesh™ V Power MOSFET

Features

Туре	V _{DSS}	R _{DS(on)} max.	I _D ⁽¹⁾
STL52N25M5	250 V	< 0.076 Ω	28 A

- 1. This value is rated according $R_{thj-case}$.
- Amongst the best R_{DS(on)}* area
- Very low profile package (1 mm max.)
- Excellent switching performance
- High dv/dt capability
- 100% avalanche tested

Application

Switching applications


Description

This device is N-channel MDmesh[™] V Power MOSFET based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESH[™] horizontal layout structure. The resulting product has extremely low onresistance, which is unmatched among siliconbased Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.

Table 1.	Device	summary
		our in a g

PowerFLAT™ (5x6)	

Figure 1. Internal schematic diagram



Order code	Marking	Package	Packaging
STL52N25M5	52N25M5	PowerFLAT™ (5x6)	Tape and reel

April 2011

Doc ID 17819 Rev 2

www.st.com

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Revision history1	2



1 Electrical ratings

 Table 2.
 Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate- source voltage	25	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	28	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	18	Α
I _{DM} ^{(1),(2)}	Drain current (pulsed)	112	Α
I _D ⁽³⁾	Drain current (continuous) at T _C = 25 °C	4.2	Α
I _D ⁽³⁾	Drain current (continuous) at T _C = 100 °C	2.6	Α
I _{DM} ^{(2),(3)}	Drain current (pulsed)	16.8	А
P _{TOT} ⁽¹⁾	Total dissipation at T_{C} = 25 °C	110	W
P _{TOT} ⁽³⁾	Total dissipation at $T_C = 25 \ ^{\circ}C$	2.5	W
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _J max)	10	A
E _{AS}	AS Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V) 230		mJ
dv/dt ⁽⁴⁾	Peak diode recovery voltage slope	15	V/ns
T _J T _{stg}	Operating junction temperature Storage temperature	- 55 to 150	°C

1. This value is rated according $\rm R_{thj\text{-}case.}$

2. Pulse width limited by safe operating area.

3. This value is rated according R_{thj-a}.

4. $I_{SD} \leq$ 28 A, di/dt \leq 400 A/µs, V_{DD} = 150 V, V_{Peak} < $V_{(BR)DSS}$.

Table 3.Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	1.14	°C/W
R _{thj-a} ⁽¹⁾	Thermal resistance junction-amb max	50	°C/W
TJ	Maximum lead temperature for soldering purpose	300	°C/W

1. When mounted on FR-4 board of $1inch^2$, 2oz Cu



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	250			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	$V_{DS} =$ Max rating $V_{DS} =$ Max rating, T _C =125 °C			1 100	μΑ μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 25 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 13 A		0.064	0.076	Ω

Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 50 V, f = 1 MHz, V _{GS} = 0	-	1770 110 17	-	pF pF pF
C _{o(er)} ⁽¹⁾	Equivalent output capacitance energy related	V _{GS} = 0, V _{DS} = 0 to 80% V _{(BR)DSS}	-	93	-	pF
C _{o(tr)} ⁽²⁾	Equivalent output capacitance time related	$V_{GS} = 0$, $V_{DS} = 0$ to 80% $V_{(BR)DSS}$	-	178	-	pF
Rg	Gate input resistance	f=1 MHz open drain	-	2.5	-	Ω
Qg	Total gate charge	$V_{DD} = 200 \text{ V}, \text{ I}_{D} = 28 \text{ A},$		47		nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	10	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14)		24		nC

1. $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

2. $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .



	-					
Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(V)}	Voltage delay time	V _{DD} = 125 V, I _D = 14 A,		40		ns
t _{r(V)}	Voltage rise time	$R_{G} = 4.7 \Omega$, $V_{GS} = 10 V$		18		ns
t _{f(i)}	Current fall time	(see Figure 13)	-	64	-	ns
t _{c(off)}	Crossing time	(see Figure 18)		82		ns

Table 6.Switching times

Table 7.Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)		-		28 112	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 28 A, V _{GS} = 0	-		1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 28 A, di/dt = 100 A/μs V _{DD} = 60 V, T _J = 25 °C <i>(see Figure 15)</i>	-	168 1.2 14.5		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 28 A, di/dt = 100 A/μs V _{DD} = 60 V T _J = 150 °C (<i>see Figure 15</i>)	-	196 1.7 17		ns μC Α


1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.




Doc ID 17819 Rev 2

2.1 **Electrical characteristics (curves)**








Transfer characteristics





Doc ID 17819 Rev 2



www.bdtic.com/ST

6/13




Figure 10. Normalized gate threshold voltage Figure 11. vs temperature

. Normalized on resistance vs temperature





Figure 12. Normalized B_{VDSS} vs temperature





Doc ID 17819 Rev 2

Test circuits 3

Figure 13. Switching times test circuit for resistive load





Figure 15. Test circuit for inductive load switching and diode recovery times









Figure 14. Gate charge test circuit







Figure 18. Switching time waveform





Doc ID 17819 Rev 2



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.




Doc ID 17819 Rev 2

10/13


Dim.		mm	
Diili.	Min.	Тур.	Max.
А	0.80	0.83	0.93
A1		0.02	0.05
A3		0.20	
b	0.35	0.40	0.47
D		5.00	
D1		4.75	
D2	4.15	4.20	4.25
E		6.00	
E1		5.75	
E2	3.43	3.48	3.53
E4	2.58	2.63	2.68
е		1.27	
L	0.70	0.80	0.90

Table 8. PowerFLAT[™] (5x6) mechanical data











Doc ID 17819 Rev 2

5 Revision history

Table 9.Document revision history

Date	Revision	Changes
02-Aug-2010	1	First release.
26-Apr-2011	2	Updated R _{DS(on)} value, and figures 2, 5, 7, 10, 11 and 12. Updated Section 4.

Doc ID 17819 Rev 2



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 17819 Rev 2