

STF6N65K3

N-channel 650 V, 1.1 Ω, 5.4 A, TO-220FP SuperMESH3™ Power MOSFET

Preliminary data

Features

Order code	V_{DSS}	R _{DS(on)} max	I _D	Pw
STF6N65K3	650 V	< 1.3 Ω	5.4 A ⁽¹⁾	30 W

- 1. Limited by package
- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitances
- Improved diode reverse recovery characteristics
- Zener-protected

Application

Switching applications

Description

This device is made using the SuperMESH3[™] Power MOSFET technology that is obtained via improvements applied to STMicroelectronics' SuperMESH[™] technology combined with a new optimized vertical structure. The resulting product has an extremely low on resistance, superior dynamic performance and high avalanche capability, making it especially suitable for the most demanding applications.

TO-220FP

Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STF6N65K3	6N65K3	TO-220FP	Tube

April 2011

Doc ID 18424 Rev 1

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.



Contents

1	Electrical ratings	3
2	Electrical characteristics	1
	2.1 Electrical characteristics (curves)	3
3	Test circuits	9
4	Package mechanical data 10)
5	Revision history	2



1

Absolute maximum ratings

Electrical ratings

Table 2.

0	Demonstern	Malaa		
Symbol	Parameter	Value	Unit	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	650	V	
V_{GS}	Gate- source voltage	± 30	V	
I _D	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	5.4 ⁽¹⁾	A	
I _D	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	3.4 ⁽¹⁾	A	
I _{DM} ⁽²⁾	Drain current (pulsed)	21.6 ⁽¹⁾	A	
P _{TOT}	Total dissipation at $T_C = 25 \ ^{\circ}C$	30	W	
V _{ESD(G-S)}	Gate source ESD(HBM-C = 100 pF, R = 1.5 k Ω)	2500	V	
dv/dt ⁽³⁾	Peak diode recovery voltage slope	12	V/ns	
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; Tc = 25 °C)	2500	v	
T _{stg}	Storage temperature	-55 to 150	°C	
Тj	Max. operating junction temperature	150	°C	

1. Limited by package

2. Pulse width limited by safe operating area

3. I_{SD} ~\leq~ 5.4 A, di/dt $~\leq~$ 400 A/µs, V_{DD} = 80% V_{(BR)DSS}

Table 3.Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case} Thermal resistance junction-case max		4.17	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5	°C/W
T _I Maximum lead temperature for soldering purpose		300	°C

Table 4. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	5.4	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	e energy	



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	650			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max rating V _{DS} = Max rating, T _C =125 °C			0.8 50	μΑ μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			± 9	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \ \mu A$	3	3.75	4.5	V
R _{DS(on}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 2.8 A		1.1	1.3	Ω

Table 5. On /off states

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 50 V, f = 1 MHz, V _{GS} = 0	-	880 100 17	-	pF pF pF
C _{o(tr)} ⁽¹⁾	Eq. capacitance time related	$V_{GS} = 0$, $V_{DS} = 0$ to 480 V f = 1 MHz open drain	-	64	-	pF
C _{o(er)} ⁽²⁾	Eq. capacitance energy related		-	30	-	pF
R _G	Intrinsic gate resistance		-	4	-	Ω
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 520 \text{ V}, \text{ I}_{D} = 5.4 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 16</i>)	-	35 5 24	-	nC nC nC

1. $C_{oss eq}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

2. $C_{oss eq.}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_DS increases from 0 to 80% V_{DSS}



10.010 11	e interning timee					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off-delay time Fall time	$V_{DD} = 325 \text{ V}, I_D = 2.7 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 15</i>)	-	25 15 54 22	-	ns ns ns ns

Table 7. Switching times

Table 8.Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)		-		5.4 21.6	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 5.4 A, V _{GS} = 0	-		1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 5.4 A, di/dt = 100 A/μs V _{DD} = 60 V (see <i>Figure 20</i>)	-	300 2000 14		ns nC A
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 5.4 A, di/dt = 100 A/μs V _{DD} = 60 V, T _j = 150 °C (see <i>Figure 20</i>)	-	350 2500 15		ns nC A

1. Pulse width limited by safe operating area

2. Pulsed: Pulse duration = $300 \ \mu$ s, duty cycle 1.5%

Table 9.	Gate-source	Zener	diode


Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
BV _{GSO}	Gate-source breakdown voltage	lgs=± 1 mA (open drain)	30		-	V


The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components




Doc ID 18424 Rev 1

2.1 Electrical characteristics (curves)









Doc ID 18424 Rev 1



6/13




Figure 10. Normalized gate threshold voltage Figure 11. Normalized on resistance vs vs temperature

temperature





Figure 12. Normalized BV_{DSS} vs temperature

Figure 13. Source-drain diode forward characteristics



Doc ID 18424 Rev 1




Figure 14. Maximum avalanche energy vs temperature

Doc ID 18424 Rev 1




STF6N65K3



Test circuits 3

Figure 15. Switching times test circuit for resistive load








Figure 17. Test circuit for inductive load switching and diode recovery times









Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform





Doc ID 18424 Rev 1

9/13

Vdd

www.bdtic.com/ST

Figure 16. Gate charge test circuit

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Doc ID 18424 Rev 1




57

Dim.	mm		
	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Table 10.TO-220FP mechanical data

Figure 21. TO-220FP drawing



5 Revision history

Table 11. Document revision history

Date	Revision	Changes
05-Apr-2011	1	First release

Doc ID 18424 Rev 1



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 18424 Rev 1