



# TS4604

## Stereo headset driver and analog audio line driver with integrated reference to ground

### Features

- Operating from  $V_{CC} = 3\text{ V}$  up to  $4.8\text{ V}$  single supply operation
- Line driver stereo differential inputs
- External gain setting resistors
- Space-saving package: TSSOP28 pitch  $0.65\text{ mm}$
- Dedicated shutdown control per function
- $100\text{ mW}$  headset drive into a  $16\ \Omega$  load
- $90\text{ dB}$  high PSRR on headset drive
- Two internal negative supplies to ensure ground-referenced, headset and line driver capless outputs
- Internal undervoltage mute
- Line driver  $2\text{ V}_{rms}$  typ. Output voltage across entire supply voltage range
- Pop-&-click reduction circuitry, thermal shutdown and output short-circuit protection


### Applications

- PDP/LCD TV
- Set-top boxes

### Description

The TS4604 is a stereo ground-referenced output analog line driver and stereo headset driver whose design allows the output DC-blocking capacitors to be removed, thus reducing component count. The TS4604 drives  $2\text{ V}_{rms}$  into a  $5\text{ k}\Omega$  load or more. The device has differential inputs and uses external gain setting resistors.

The TS4604 delivers up to  $100\text{ mW}$  per channel into a  $16\ \Omega$  load. All outputs of the TS4604 include  $\pm 8\text{ kV}$  human body model ESD protection cells.



# Contents

- 1 Absolute maximum ratings and operating conditions ..... 3**
- 2 Typical application ..... 4**
- 3 Electrical characteristics ..... 6**
- 4 Characteristics of the line driver ..... 9**
- 5 Characteristics of the headset driver ..... 11**
- 6 Application information ..... 17**
  - 6.1 General description ..... 17
  - 6.2 Use of ceramic capacitors ..... 18
  - 6.3 Flying and tank capacitor for the internal negative supply ..... 18
  - 6.4 Power supply decoupling capacitor (Cs) ..... 18
  - 6.5 Input coupling capacitor (Cin) ..... 19
  - 6.6 Range of the gain setting resistors ..... 19
  - 6.7 Performance of CMRR ..... 21
  - 6.8 Internal and external undervoltage detection ..... 21
    - 6.8.1 Internal UVLO ..... 21
    - 6.8.2 External UVLO ..... 21
  - 6.9 2nd order Butterworth low-pass filter ..... 23
  - 6.10 ESD protection and compliance ..... 24
  - 6.11 Pop-&-click circuitry ..... 25
  - 6.12 Start-up phase ..... 25
  - 6.13 Layout recommendations ..... 26
- 7 Package information ..... 27**
  - 7.1 TSSOP28 package ..... 28
- 8 Ordering information ..... 29**
- 9 Revision history ..... 30**

# 1 Absolute maximum ratings and operating conditions

**Table 1. Absolute maximum ratings (AMR)**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage <sup>(1)</sup>	5.5	V
$V_{in}$	Input voltage enable & standby pin <sup>(2)</sup>	GND to $V_{CC}$	V
$V_{in}$	Input signal voltage	-2.5 to +2.5	V
$T_{oper}$	Operating free-air temperature range	-40 to +85	°C
$T_{stg}$	Storage temperature	-65 to +150	°C
$T_j$	Maximum junction temperature	150	°C
$R_{thja}$	Thermal resistance junction to ambient <sup>(3)</sup>	200	°C/W
$P_d$	Power dissipation	Internally limited <sup>(4)</sup>	
ESD	Human body model for all pins except outputs	2	kV
	Human body model for all output pins	8	
	Machine model	200	V
	Charge device model	1500	V
Latch-up	Latch-up immunity	200	mA
	Lead temperature (soldering, 10sec)	260	°C

1. All voltage values are measured with respect to the ground pin.
2. The magnitude of the input signal must never exceed  $V_{CC} + 0.3$  V/GND - 0.3 V.
3. The device is protected from overheating by a thermal shutdown mechanism active at 150° C.
4. Exceeding the power derating curves during a long period provokes abnormal operating conditions.

**Table 2. Operating conditions**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	3 to 4.8	V
$V_{icm}$	Common-mode input voltage range	From -1.4 to 1.4	V
$R_{LD}$	Line drive load resistor	$\geq 5$	k $\Omega$
$R_{HD}$	Headset drive load resistor	$\geq 16$	$\Omega$
$R_{thja}$	Thermal resistance junction-to-ambient <sup>(1)</sup>	80	°C/W

1. With heatsink surface = 125 mm<sup>2</sup>.

## 2 Typical application

Figure 1. Simplified application schematics in differential configuration setting




Table 3. Pin descriptions

Pin number	I/O <sup>(1)</sup>	Pin name	Pin description
1	I	+LDL	Left line driver positive input channel
2	I	-LDL	Left line driver negative input channel
3	O	OUTLDL	Left line driver output channel
4	P	AGND	Analog line driver power ground
5	I	ENLD	Line driver enable input pin (active high)
6	O	PVSSLD	Output from line drive charge pump
7	I/O	CNLD	Line driver charge pump flying capacitor negative terminal
8	I/O	CNHP	Headset charge pump flying capacitor negative terminal
9	I/O	PVSSH	Output from headset drive charge pump
10	I	ENHP	Headset driver enable input pin (active high)
11	P	AGND	Headphone analog input power ground
12	O	OUTHPL	Left headset driver output channel
13	I	-HPL	Left headset driver negative input channel
14	I	+HPL	Left headset driver positive input channel
15	I	+HPR	Right headset driver positive input channel
16	I	-HPR	Right headset driver negative input channel
17	O	OUTHPR	Right headset driver output channel
18		NC	Not connected
19	P	PGND	Headset driver power ground
20	P	PVcCHP	Headset driver power supply voltage <sup>(2)</sup>
21	I/O	CPHP	Headset charge pump flying capacitor positive terminal
22	I/O	CPLD	Line driver charge pump flying capacitor positive terminal
23	P	PVcCLD	Line driver power supply voltage <sup>(2)</sup>
24	P	PGND	Line driver power ground
25	I	EUVP	External undervoltage protection input pin
26	O	OUTLDR	Right line driver output channel
27	I	-LDR	Right line driver negative input channel
28	I	+LDR	Right line driver positive input channel

1. I = input, O = output, P = power

2. PVcCHP and PVcCLD are internally connected, so PVcCHP must be equal to PVcCLD.

### 3 Electrical characteristics

**Table 4. Common part:  $V_{CC} = +3.3\text{ V}$ ,  $GND = 0\text{ V}$ ,  $C_{Php} = C_{PId} = 1\ \mu\text{F}$ ,  $T_{amb} = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameters and test conditions	Min.	Typ.	Max.	Unit
$V_{IL}$	$V_{ENHP}$ and $V_{ENLD}$ Input voltage low	38	40	43	% $V_{CC}$
$V_{IH}$	$V_{ENHP}$ and $V_{ENLD}$ Input voltage high	57	60	66	% $V_{CC}$
$I_{IH}$	High level input current (ENHP and ENLD)	-1		1	$\mu\text{A}$
$I_{IL}$	Low level input current (ENHP and ENLD)	-1		1	$\mu\text{A}$
$F_{osc}$	Internal negative voltage switching frequency, all temperature range	400	550	800	kHz
$V_{up}$	External undervoltage detection threshold	1.15	1.25	1.35	V
$I_{hyst}$	External undervoltage detection hysteresis current		5		$\mu\text{A}$
$V_{hyst}$	$P_{vcc\_HP/LD}$ Internal undervoltage detection hysteresis		200		mV
$V_{uvi}$	$P_{vcc\_HP/LD}$ internal undervoltage detection – power up – power down		2.8 2.6		V
$A_v$	Overall external gain ( $R_2 \leq 100\text{ k}\Omega$ , $R_1 = R_2/A_v$ )	0 1		20 10	dB V/V

**Table 5. Headset driver part:  $V_{CC} = +3.3\text{ V}$ ,  $GND = 0\text{ V}$ ,  
 $ENHP = V_{CC}$ ,  $ENLD = GND$ ,  $C_{Ph} = C_{PI} = 1\ \mu\text{F}$ ,  $A_v = 1$  ( $R_1 = R_2 = 10\text{ k}\Omega$ ),  
 $T_{amb} = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameters and test conditions	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current (no input signal, no load)		5	6.5	mA
$I_{ENHP}$	Headset overall standby current (no input signal): $V_{ENHP} = GND$ $V_{ENHP} = 38\% V_{CC}$		1	5 100	$\mu\text{A}$
$V_{io}$	Input offset voltage	-7	0	7	mV
$P_o$	Headphone output power: $THD + N = 1\% \text{ max}$ , $f = 1\text{ kHz}$ , $BW = 22\text{ kHz}$ , $R_L = 16\ \Omega$	45	65		mW
$P_o$	Headphone output power: $THD + N = 1\% \text{ max}$ , $f = 1\text{ kHz}$ , $BW = 22\text{ kHz}$ , $R_L = 32\ \Omega$	30	45		mW
THD + N	Total harmonic distortion + noise: $R_L = 16\ \Omega$ , $P_o = 60\text{ mW}$ , $f = 20\text{ Hz to } 20\text{ kHz}$ , $BW = 22\text{ kHz}$		0.05		%
PSRR	Headphone power supply rejection ratio with AC inputs grounded: $f = 217\text{ Hz}$ , $V_{ripple} = 200\text{ mV}_{pp}$		90		dB
$t_{WU}$	Total wake-up time		30		ms
$t_{STBY}$	Standby time		20		$\mu\text{s}$
Xtalk	Crosstalk headphone to line: $P_{out} = 50\text{ mW}$ , $R_L = 16\ \Omega$ , $f = 20\text{ Hz to } 20\text{ kHz}$		-100		dB
SNR	Signal-to-noise ratio (A-weighting): $R_L = 16\ \Omega$ , $P_o = 60\text{ mW}$		102		dB
CMRR	Common-mode rejection ratio: $f = 20\text{ Hz to } 20\text{ kHz}$ , $V_{ic} = 200\text{ mV}_{pp}$		-70		dB
$V_N$	Output voltage noise: $f = 20\text{ Hz to } 20\text{ kHz}$ , A-weighted		7.6		$\mu\text{V}_{RMS}$
$CL^{(1)}$	Capacitive load: $R_L = 16\ \Omega \text{ to } 100\ \Omega$ $R_L > 100\ \Omega$			400 100	pF

1. Higher capacitive loads are possible by adding a serial resistor of  $47\ \Omega$  in the line driver output.

**Table 6. Line driver part:  $V_{CC} = +3.3\text{ V}$ ,  $GND = 0\text{ V}$ ,  $A_v = 1$  ( $R_1 = R_2 = 10\text{ k}\Omega$ ),  $ENLD = V_{CC}$ ,  $ENHP = GND$ ,  $C_{Php} = C_{PId} = 1\text{ }\mu\text{F}$ ,  $R_L = 10\text{ k}\Omega$ ,  $T_{amb} = 25^\circ\text{C}$  (unless otherwise specified)**


Symbol	Parameters and test conditions	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current (no input signal, no load)		5	6.5	mA
$I_{ENLD}$	Line drive standby current (no input signal) $V_{ENLD} = GND$ $V_{ENLD} = 38\% V_{CC}$			5 100	$\mu\text{A}$
$V_{io}$	Input offset voltage	-7	0	+7	mV
$V_{SWING}$	Output voltage swing: $R_L = 10\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , $THD+N = 0.1\%$		2.1		V <sub>rms</sub>
PSRR	Line driver power supply rejection ratio with AC inputs grounded: $f = 217\text{ Hz}$ , $V_{ripple} = 200\text{ mV}_{pp}$		90		dB
$t_{WU}$	Wake-up time from shutdown		30		ms
$t_{STBY}$	Standby time		20		$\mu\text{s}$
SNR	Signal-to-noise ratio (A-weighting): $V_{in} = 1.7\text{ V}_{rms}$		102		dB
$V_N$	Output voltage noise: $f = 20\text{ Hz}$ to $20\text{ kHz}$ , A-weighted		8		$\mu\text{V}_{RMS}$
GBw	Gain bandwidth product		1		MHz
Sr	Slew rate		0.5		V / $\mu\text{s}$
THD+N	$BW = 22\text{ kHz}$ , $R_L = 10\text{ k}\Omega$ , $V_O = 1.5\text{ V}_{rms}$ , $A_v = 1$ , $f = 20\text{ Hz}$ to $20\text{ kHz}$		0.001		%
CMRR	$f = 20\text{ Hz}$ to $20\text{ kHz}$ , $V_{ic} = 200\text{ mV}_{pp}$		-70		dB
Xtalk	Crosstalk channel: $f = 20\text{ Hz}$ to $20\text{ kHz}$ , $V_o = 1.5\text{ V}_{rms}$ , $R_L = 5\text{ k}\Omega$		-120		dB
$CL^{(1)}$	Capacitive load: $R_L > 5\text{ k}\Omega$			400	pF

1. Higher capacitive loads are possible by adding a serial resistor of  $47\text{ }\Omega$  in the line driver output.




# 4 Characteristics of the line driver


**Figure 2. Current consumption vs. power supply**




**Figure 3. Output voltage vs. power supply**




**Figure 4. THD+N vs. output power (G=0 dB)**



**Figure 5. THD+N vs. output power (G=20 dB)**



**Figure 6. THD+N vs. frequency (G=0 dB)**



**Figure 7. THD+N vs. frequency (G=20 dB)**




Figure 8. CMRR vs. frequency




Figure 9. PSRR vs. frequency




Figure 10. Crosstalk vs. frequency left to right & right to left channel




Figure 11. Crosstalk vs. frequency headset to line driver




Figure 12. Output signal spectrum





Figure 13. Frequency response



## 5 Characteristics of the headset driver

Figure 14. Current consumption vs. power supply




Figure 15. Standby current vs. power supply




Figure 16. Output power vs. power supply ( $R_L = 16 \Omega$ ,  $G = 0 \text{ dB}$ )




Figure 17. Output power vs. power supply ( $R_L = 16 \Omega$ ,  $G = 20 \text{ dB}$ )




Figure 18. Output power vs. power supply ( $R_L = 32 \Omega$ ,  $G = 0 \text{ dB}$ )




Figure 19. Output power vs. power supply ( $R_L = 32 \Omega$ ,  $G = 20 \text{ dB}$ )




Figure 20. THD+N vs. output power ( $R_L = 16 \Omega$ ,  $G = 20 \text{ dB}$ ,  $V_{CC} = 3.0 \text{ V}$  inputs in-phase)




Figure 21. THD+N vs. output power ( $R_L = 16 \Omega$ ,  $G = 0 \text{ dB}$ ,  $V_{CC} = 3.0 \text{ V}$  inputs in-phase)




Figure 22. THD+N vs. output power ( $R_L = 16 \Omega$ ,  $G = 0 \text{ dB}$ ,  $V_{CC} = 3.3 \text{ V}$  inputs out-of-phase)







Figure 23. THD+N vs. output power ( $R_L = 16 \Omega$ ,  $G = 20 \text{ dB}$ ,  $V_{CC} = 3.3 \text{ V}$  inputs in-phase)




**Figure 24. THD+N vs. output power**  
 ( $R_L = 16 \Omega$ ,  $G = 0 \text{ dB}$ ,  $V_{CC} = 3.3 \text{ V}$   
 inputs in-phase)




**Figure 25. THD+N vs. output power**  
 ( $R_L = 16 \Omega$ ,  $G = 0 \text{ dB}$ ,  $V_{CC} = 3.3 \text{ V}$ , inputs  
 out-of-phase)




**Figure 26. THD+N vs. output power**  
 ( $R_L = 16 \Omega$ ,  $G = 20 \text{ dB}$ ,  $V_{CC} = 4.8 \text{ V}$ ,  
 inputs in-phase)



**Figure 27. THD+N vs. output power**  
 ( $R_L = 16 \Omega$ ,  $G = 0 \text{ dB}$ ,  $V_{CC} = 4.8 \text{ V}$   
 inputs in-phase)



**Figure 28. THD+N vs. output power**  
 ( $R_L = 16 \Omega$ ,  $G = 0 \text{ dB}$ ,  $V_{CC} = 4.8 \text{ V}$   
 inputs out-of-phase)



**Figure 29. THD+N vs. output power**  
 ( $R_L = 32 \Omega$ ,  $V_{CC} = 3.0 \text{ V}$ ,  $G = 0 \text{ dB}$ )




Figure 30. THD+N vs. output power  
( $R_L = 32 \Omega$ ,  $V_{CC} = 3.0 V$ ,  $G = 20 dB$ )




Figure 31. THD+N vs. output power  
( $R_L = 32 \Omega$ ,  $V_{CC} = 3.3 V$ ,  $G = 0 dB$ )




Figure 32. THD+N vs. output power  
( $R_L = 32 \Omega$ ,  $V_{CC} = 3.3 V$ ,  $G = 20 dB$ )




Figure 33. THD+N vs. output power  
( $R_L = 32 \Omega$ ,  $V_{CC} = 4.8 V$ ,  $G = 0 dB$ )




Figure 34. THD+N vs. output power  
( $R_L = 32 \Omega$ ,  $V_{CC} = 4.8 V$ ,  $G = 20 dB$ )




Figure 35. THD+N vs. frequency  
( $R_L = 16 \Omega$ ,  $G = 0 dB$ )




Figure 36. THD+N vs. frequency  
( $R_L = 16 \Omega$ ,  $G = 20 \text{ dB}$ )




Figure 37. THD+N vs. frequency  
( $R_L = 32 \Omega$ ,  $G = 0 \text{ dB}$ )




Figure 38. THD+N vs. frequency  
( $R_L = 32 \Omega$ ,  $G = 20 \text{ dB}$ )




Figure 39. CMRR vs. frequency (headset)




Figure 40. PSRR vs. frequency (headset)




Figure 41. Crosstalk vs. frequency  
(left to right,  $P_{out} = 50 \text{ mW}$ )




Figure 42. Crosstalk vs. frequency (left to right, Pout = 35 mW)




Figure 43. Crosstalk vs. frequency line driver to headset





Figure 44. Frequency response





## 6 Application information

### 6.1 General description

The TS4604 is a stereo headset driver and a ground-referenced stereo audio line driver. To save energy, each audio path, line driver or headphone can be independently set to standby mode.


The headphone delivers up to 100 mW into a 16  $\Omega$  load, and the line driver drives up to 2 V<sub>rms</sub> into 5k or more. The gain can be set up to 20 dB by changing the values of the external gain resistors.

The outputs of the headphone and line driver are protected against overloads. Overloads can occur when the outputs are short-circuited between them or to Gnd or to V<sub>CC</sub>. There is also an internal thermal shutdown activated at 150°C (typical) and deactivated at 120°C (typical).

To remove the bulky output DC blocking capacitor and maximize the output swing of the amplifier, the TS4604 embeds a low noise internal negative supply. All amplifiers are supplied between a positive voltage +V<sub>p</sub> and a negative voltage -V<sub>n</sub>. With this architecture, the output voltage is centered on 0 V, allowing the swing of the output voltage between the positive and negative rail, as depicted in [Figure 45](#).

Both the line driver and headset driver use this architecture.

**Figure 45. TS4604 voltage for one channel**



**Note:** The PVSSHP and PVSSLD voltages are generated internally by the internal negative supply. **To avoid damage to the TS4604, do not connect an external power supply on the PVSSHP and PVSSLD pins.**

## 6.2 Use of ceramic capacitors

We advise using ceramic capacitors for the decoupling, flying or tank capacitors because of their low ESR properties. The rated voltage of the ceramic capacitor, however, is an important parameter to take into consideration.

A 1  $\mu\text{F}/6.3\text{ V}$  capacitor used at 4.8 V DC typically loses about 40% of its value. In fact, with a 4.8 V power supply voltage, the decoupling value is about 0.6  $\mu\text{F}$  instead of 1  $\mu\text{F}$ . Because the decoupling capacitor influences the THD+N in the medium-to-high frequency region, this capacitor variation becomes decisive. In addition, less decoupling means higher overshoots, which can be problematic if they reach the power supply's AMR value (5.5 V).

This is why it is recommend to use a 1  $\mu\text{F}/10\text{ V}/\text{X5R}$  or a 2.2  $\mu\text{F}/6.3\text{ V}/\text{X5R}$ , or a new kind of ceramic capacitor with a low DC bias variation rated at 6.3 V.

If a 1  $\mu\text{F}/10\text{ V}$  ceramic capacitor is used, at 4.8 V the capacitance will be 0.82  $\mu\text{F}$ .

If a 2.2  $\mu\text{F}/6.3\text{ V}$  ceramic capacitor is used, at 4.8 V the capacitance will be 1.1  $\mu\text{F}$ .

## 6.3 Flying and tank capacitor for the internal negative supply

The TS4604 embeds two independent internal negative supplies as shown in [Figure 1](#). Each of them requires two capacitors to work properly (a flying and a tank capacitor). The internal negative supply capacitor must be correctly selected to generate an efficient negative voltage.

Two flying capacitors (CHP and CLD) of 1  $\mu\text{F}$  each with low ESR are recommended for internal negative power supply operation.

- CHP between pins 8 and 21.
- CLD between pins 7 and 22.

Two tank capacitors (CPvss\_HP and CPvss\_LD) of 1  $\mu\text{F}$  each with low ESR are recommended for internal negative power supply energy storage.

- CPvss\_HP between pin 9 and ground.
- CPvss\_LD between pin 6 and ground.

An X5R dielectric for capacitor tolerance should be used. In order to take into consideration the  $\Delta C/\Delta V$  variation of this type of dielectric (see [Section 6.2](#) above), we also recommend:

- a 10 V DC rating voltage for 4.8 V power supply operation.
- a 6.3 V DC rating operation for 3.3 V power supply operation.

These capacitors must be placed as close as possible to the TS4604 to minimize parasitic inductance and resistance that have a negative impact on the audio performance.

## 6.4 Power supply decoupling capacitor (Cs)

A 1  $\mu\text{F}$  decoupling capacitor (Cs) with low ESR is mandatory for the positive power supply X5R dielectric for capacitor tolerance behavior. In order to take into consideration the  $\Delta C/\Delta V$  variation of this type of dielectric (see [Section 6.2](#) above), it is also recommended to use:

- a 10 V DC rating voltage for 4.8 V power supply operation.
- a 6.3 V DC rating operation for 3.3 V power supply operation.

These capacitors must be placed as close as possible to the TS4604 to minimize parasitic inductance and resistance that have a negative impact on the audio performance.

## 6.5 Input coupling capacitor (Cin)

An input coupling capacitor (Cin) might be used for TS4604 operation to block any DC component of the audio signal.

Cin starts to have an effect in the low frequency region. Cin forms with Rin a high-pass filter with a -3 dB cut-off frequency.

$$F_{c(-3dB)} = \frac{1}{2\pi \cdot R_{in} \cdot C_{in}} (\text{Hz})$$

### Example

A differential input gain as shown in [Figure 46 on page 20](#) with the gain equalling 0 dB (Rin = 10 kΩ, Rfd = 10 kΩ) and an input capacitor of 2.2 μF gives:

$$F_c = \frac{1}{2\pi \cdot 10000 \cdot 2.2e10^{-6}} = 7.2\text{Hz}$$

The high-pass filter has a -3 dB cut-off frequency at 7.2 Hz in this case.

## 6.6 Range of the gain setting resistors

The TS4604 can be use in different configurations, as shown in figures [46](#), [47](#) and [48](#).

The gain is given by the external resistors Rfd divided by Rin. The feedback resistor Rfd does not exceed 100 kΩ for closed-loop stability reasons.

[Table 7](#) gives the recommended resistor values and the gain for different types of application.

**Table 7. Recommended resistors values**

Rin	Rfd	Differential gain	Inverting gain	Non-inverting gain
10 kΩ	10 kΩ	0 dB	0 dB	6 dB
10 kΩ	20 kΩ	6 dB	6 dB	10 dB
10 kΩ	50 kΩ	14 dB	14 dB	16 dB
4.7 kΩ	47 kΩ	20 dB	20 dB	21 dB
10 kΩ	100 kΩ	20 dB	20 dB	21 dB

Figure 46. Example of a TS4604 differential input




Figure 47. Example of a TS4604 inverting input





Figure 48. Example of a TS4604 non-inverting input



## 6.7 Performance of CMRR

When the TS4604 is used in differential mode ([Figure 46](#)), because of the resistor matching the CMRR can have important variations.

To minimize these variations, we recommend using the same kind of resistor (same tolerance).

The following equation is valid for frequencies ranging from DC to about kHz. The equation is simplified by neglecting the  $\Delta R^2$  terms.  $\Delta R$  is the tolerance value as a percentage.

$$\text{CMRR} \approx 20 \cdot \log \left[ \frac{100}{4\Delta R} \left( 1 + \frac{R_{fd}}{R_{in}} \right) \right] (\text{dB})$$

It is extremely important to correctly match the resistors to obtain a good CMRR.

All the tests have been performed with resistors with a tolerance value of 0.1%.

### Example:

With  $\Delta R = 1\%$  the minimum CMRR would be 34 dB.

With  $\Delta R = 0.1\%$  the minimum CMRR would be 54 dB.

## 6.8 Internal and external undervoltage detection

The TS4604 embeds two UVLOs: one internal and one external.

### 6.8.1 Internal UVLO

The internal UVLO monitors the power supply via pins PVCC\_HP (20) and PVCC\_LD(23). The threshold is set to 2.8 V with a 200 mV hysteresis. If the power supply decreases to 2.6 V, the TS4604 switches to standby mode. To switch the device on again, the power supply voltage must increase to above 2.8 V.

Refer to [Table 4](#) for the tolerance of the UVLO voltage.

### 6.8.2 External UVLO

The Ex\_UVP pin (25) is an external undervoltage detection input that can be used to start up or shutdown the TS4604 by applying the correct voltage value. A 1.25 V internal precision voltage is used as a reference to monitor the voltage applied to the Ex\_UPVP pin.

To set a desired shutdown threshold and hysteresis for the application, a resistor divider can be calculated as follows.

$$V_{uvp} = 1.25V \cdot \frac{(R1 + R2)}{R1}$$

$$V_{hyst} \approx 5\mu A \cdot R3 \cdot \left( \frac{R2}{R1} + 1 \right)$$

with the condition  $R3 \gg R1 // R2$ .

For example, to obtain  $V_{uvp} = 3.3\text{ V}$  with a hysteresis of  $200\text{ mV}$ :

- $R1 = 1\text{ k}\Omega$
- $R2 = 1.6\text{ k}\Omega$
- $R3 = 15\text{ k}\Omega$

Figure 49. External UVLO





Figure 50. Hysteresis of the external UVLO



When the external sense voltage (ESV) increases, the TS4604 stays in standby mode until the EUVP pin reaches  $1.25\text{ V}$  (voltage across the divider  $R1, R2$ ). At this point, the TS4604 starts, as does the internal  $5\text{ }\mu\text{A}$  current source connected to the EUVP pin. Thanks to this  $5\text{ }\mu\text{A}$  current, a voltage drop is created across the  $R3$  resistor.

To switch the TS4604 back to standby, the voltage across the divider R1, R2 has to be lower than  $1.25\text{ V} - V_{\text{Hyst}} \times R1/(R1 + R2)$ . The ESV can be an external voltage or simply the power supply voltage PVcc\_LD/HD.

## 6.9 2nd order Butterworth low-pass filter

The TS4604 can also be configured as a low-pass filter to be driven directly by a DAC output. It can be used, for example, as a 2nd order low-pass filter, with either a differential input or a single-ended input.

Figure 51 and Figure 52 depict these two kinds of application and represent a multiple feedback 2nd order low-pass filter.

An AC-coupling capacitor should be added to block any DC component from the source, which helps to reduce the output DC offset to a minimum.

Figure 51. Multi-feedback filter with differential input





Figure 52. Multi-feedback filter with single-ended input



### Example 2nd-order multi-feedback filter in differential mode

Figure 53 shows a filter in differential mode with a cut-off frequency at 30 kHz (configured as per the values in Table 8, which proposes various filter options using a differential input).

Figure 53. Frequency response 2nd-order MFB filter




Table 8. Recommended values for 2nd order low-pass filter

Low-pass filter	Rin	R1	Rfd	C1	C2
25 kHz	10 kΩ	10 kΩ	15 kΩ	1 nF	200 pF
30 kHz	10 kΩ	10 kΩ	24 kΩ	680 pF	120 pF

### 6.10 ESD protection and compliance

To provide excellent ESD immunity, an audio line IPAD<sup>(a)</sup> (STMicroelectronics reference EMIF04-EAR02M8) can be added at the output of the TS4604 (Figure 54).


By adding the IPAD, the TS4604 complies with the standard IEC 61000-4-2 level 4 on the external pins.

- OUT\_HPL and OUT\_HPR for the headphone driver.
- OUT\_LDL and OUT\_LDR for the Line driver.

a. Copyright ST Microelectronics.



Figure 54. TS4604 with IPAD for ESD immunity



## 6.11 Pop-&-click circuitry

Thanks to the internal negative supply the headphone and line driver outputs are referred to ground without the need for bulky in-series capacitors. As a result, the pop created by these bulky capacitors is eliminated. In addition, the TS4604 includes a pop-&-click circuitry that suppresses any residual pop on the outputs, thus enabling the outputs to be virtually pop-&-click-free.

## 6.12 Start-up phase

To further improve the pop-&-click performance, two important points must be taken into account during the start-up phase.

### Input capacitor

During the start up phase, as long as the AC input coupling capacitors are not fully charged, we suggested to remain the EN\_LD and En\_HP and/or Ext\_UVP pin low.

The constant time for an RC filter is given by:

$$\tau = R_{in} \cdot C_{in}$$

We can consider that the input capacitor  $C_{in}$  will be charged at 95% of its maximum value at:

$$T = 3\tau$$

With a gain set at  $G = 0$  dB, a  $R_{in} = 10$  k $\Omega$  and  $C_{in} = 2.2$   $\mu$ F, to charge  $C_{in}$  to 95% of its final value, 66 ms are necessary.


**Wake-up time of the TS4604**

The TS4604 needs 30 ms to become fully operational (see [Table 5](#) and [Table 6](#)).

The total startup sequence with the settings described being 66 ms, and since the TS4604 needs 30 ms to wake up, the Enable pin for the line driver and/or headphone can be set high 36 ms after the power supply has reached its normal value ([Figure 55](#)).

With a lower input capacitance, the startup phase is quicker.

**Figure 55. Power-up/down sequence**



**6.13 Layout recommendations**

Particular attention must be given to the correct layout of the PCB traces and wires between the amplifier, load and power supply.

The power and ground traces are critical since they must provide adequate energy and grounding for all circuits. Good practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance.

Proper grounding guidelines help improve audio performances, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal. It is also recommended to use a large-area and multi-via ground plane to minimize parasitic impedance.

Connect all the  $V_{CC}$  tracks (PVCCLD and PVCCHP) to one point on the board.

The copper traces that connect the output pins to the load and supply pins should be as wide as possible to minimize the trace resistances.

The gain setting resistors must be placed as close as possible to the input in order to minimize the parasitic capacitors on these inputs pins.

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 7.1 TSSOP28 package

Figure 56. TSSOP28 pitch 0.65 mm mechanical drawing




Table 9. TSSOP28 pitch 0.65 mm mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.20			0.047
A1	0.05		0.15	0.002		0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.011
c	0.09		0.20	0.003		0.008
D	9.60	9.70	9.80	0.378	0.382	0.386
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.170	0.173	0.177
e		0.65			0.026	
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.040	
k	0		8			
aaa			0.10			0.004

## 8 Ordering information

Table 10. Order codes

Part number	Temperature range	Gain	Package	Marking
TS4604IPT	-40°C, +85°C	External	TSSOP28	4604

## 9 Revision history

Table 11. Document revision history

Date	Revision	Changes
27-Oct-2010	1	Initial release.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

