

# DUAL CHANNEL, 12-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS INTERFACE

#### **FEATURES**

- Maximum Sample Rate: 125 MSPS
- 12-Bit Resolution with No Missing Codes
- Simultaneous Sample and Hold
- 3.5 dB Coarse Gain and up to 6 dB Programmable Fine Gain for SFDR/SNR Trade-Off
- Serialized LVDS Outputs with Programmable Internal Termination Option
- Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude Down to 400 mV<sub>pp</sub>
- Internal Reference with External Reference Support
- No External Decoupling Required for References
- 3.3-V Analog and Digital Supply
- 48 QFN Package (7 mm × 7 mm)

- Pin Compatible 14-Bit Family (ADS624X -SLAS542)
- Feature Compatible Quad Channel Family (ADS644X - SLAS531 and ADS642X - SLAS532)

#### **APPLICATIONS**

- Base-Station IF Receivers
- Diversity Receivers
- Medical Imaging
- Test Equipment

Table 1. ADS62XX Dual Channel Family

	125 MSPS	105 MSPS	80 MSPS	65 MSPS
ADS624X 14 Bit	ADS6245	ADS6244	ADS6243	ADS6242
ADS622X 12 Bit	ADS6225	ADS6224	ADS6223	ADS6222

**Table 2. Performance Summary** 

		ADS6225	ADS6224	ADS6223	ADS6222
SFDR, dBc	Fin = 10MHz (0 dB gain)	90	91	91	93
SFDR, GBC	Fin = 170MHz (3.5 dB gain)	79	81	82	83
CINAD ADEC	Fin = 10MHz (0 dB gain)	70.7	70.8	71.3	71.3
SINAD, dBFS Fin = 170MHz (3.5 dB gain)		67.4	68.1	68.2	68.7
Po	Power per channel, mW		405	350	315

#### DESCRIPTION

ADS6225/ADS6224/ADS6223/ADS6222 (ADS622X) is a family of high performance 12-bit 125/105/80/65 MSPS dual channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 48-pin QFN package (7 mm  $\times$  7 mm) that allows for high system integration density. The device includes 3.5 dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1 dB steps up to 6 dB.

The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1 Gbps easing receiver design. The ADS622X also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the ADC data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs. The LVDS output buffers have features such as programmable LVDS currents, current doubling modes and internal termination options. These can be used to widen eye-openings and improve signal integrity, easing capture by the receiver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.

ADS622X has internal references, but can also support an external reference mode. The device is specified over the industrial temperature range (–40°C to 85°C).





## PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS6225	QFN-48 <sup>(2)</sup>	RGZ	–40°C to 85°C	AZ6225	ADS6225IRGZT	250, Tape/reel
AD30225	QFIN-46	KGZ	-40 C to 65 C	AZ0223	ADS6225IRGZR	2000, Tape/reel
ADS6224	OEN 49(2)	DC7	40°C to 95°C	AZ6224	ADS6224IRGZT	250, Tape/reel
AD36224	4 QFN-48 <sup>(2)</sup> RGZ -40°C to		-40°C 10 85°C	AZ6224	ADS6224IRGZR	2000, Tape/reel
A D C C C C C C	QFN-48 <sup>(2)</sup>	RGZ	400C to 050C	A 70000	ADS6223IRGZT	250, Tape/reel
ADS6223	QFN-48\-/	RGZ	–40°C to 85°C	AZ6223	ADS6223IRGZR	2000, Tape/reel
ADCC222	QFN-48 <sup>(2)</sup>	RGZ	–40°C to 85°C	AZ6222	ADS6222IRGZT	250, Tape/reel
AD36222		RGZ	-40°C 10 65°C	AZ0222	ADS6222IRGZR	2000, Tape/reel

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

# ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT
AVDD	Supply voltage range	-0.3 to 3.9	V
LVDD	Supply voltage range	-0.3 to 3.9	V
	Voltage between AGND and DGND	-0.3 to 0.3	V
	Voltage between AVDD to LVDD	-0.3 to 3.3	V
	Voltage applied to external pin, VCM	-0.3 to 2.0	V
	Voltage applied to analog input pins	-0.3V to minimum ( 3.6, AVDD + 0.3V)	V
T <sub>A</sub>	Operating free-air temperature range	-40 to 85	°C
TJ	Operating junction temperature range	125	°C
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C
	Lead temperature 1,6 mm (1/16") from the case for 10 seconds	220	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> For thermal pad size on the package, see the mechanical drawings at the end of this data sheet.  $\theta_{JA} = 23.17$  °C/W (0 LFM air flow),  $\theta_{JC} = 22.1$  °C/W when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard four layer 3 in. x 3 in. PCB.



## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
SUPPL	IES					
AVDD	Analog supply voltage		3.0	3.3	3.6	V
LVDD	LVDS Buffer supply voltage		3.0	3.3	3.6	V
ANALO	OG INPUTS					
	Differential input voltage range			2		$V_{pp}$
	Input common-mode voltage			1.5 ±0.1		V
	Voltage applied on VCM in external reference mode		1.45	1.50	1.55	V
CLOCK	( INPUT				•	
		ADS6225	5		125	
	lanut deels comple note	ADS6224	5		105	MCDC
	Input clock sample rate	ADS6223	5		80	MSPS
		ADS6222	5		65	
		Sine wave, ac-coupled	0.4	1.5		
	lanut alaak aradituda diffarantial ()/	LVPECL, ac-coupled		±0.8		
	Input clock amplitude differential (V <sub>CLKP</sub> – V <sub>CLKM</sub> )	LVDS, ac-coupled		±0.35		$V_{pp}$
		LVCMOS, ac-coupled		3.3		
	Input clock duty cycle		35%	50%	65%	
DIGITA	AL OUTPUTS		•			
^	Maximum external load capacitance from each output pin to	Without internal termination		5		~F
$C_{LOAD}$	DGND	With internal termination		10		рF
R <sub>LOAD</sub>	Differential load resistance (external) between the LVDS outpotential	ut pairs		100		Ω
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

## **ELECTRICAL CHARACTERISTICS**

	PARAMETER	-	ADS6225 : 125 MS			DS6224 105 MSI	PS	-	ADS6223 = 80 MSF		F <sub>s</sub>		UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
RESOLU	ITION		12			12			12			12		Bits
ANALOG	SINPUT													
	Differential input voltage range		2.0			2.0			2.0			2.0		$V_{PP}$
	Differential input capacitance		7			7			7			7		pF
	Analog input bandwidth		500			500			500			500		MHz
	Analog input common mode current (per input pin of each ADC)		155			130			100			81		μА
REFERE	NCE VOLTAGES													
VREFB	Internal reference bottom voltage		1.0			1.0			1.0			1.0		V
VREFT	Internal reference top voltage		2.0			2.0			2.0			2.0		V
$\Delta V_{REF}$	Internal reference error, (VREFT–VREFB)	-15	±2	15	-15	±2	15	-15	±2	15	-15	±2	15	mV
VCM	Common mode output voltage		1.5			1.5			1.5			1.5		V



# **ELECTRICAL CHARACTERISTICS (continued)**

	PARAMETER		ADS6225 = 125 MSI	PS		ADS6224 = 105 MS		F,	ADS6223 = 80 MSF			ADS6222 = 65 MSP	s	UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	VCM output current capability		4			4			4			4		mA
DC ACC	URACY				ļ.			ļ.					· ·	
	No missing codes		Assured			Assured			Assured			Assured		
E <sub>O</sub>	Offset error, across devices and across channels within a device	-15	±2	15	-15	±2	15	-15	±2	15	<b>–15</b>	±2	15	mV
	Offset error temperature coefficient, across devices and across channels within a device		0.05			0.05			0.05			0.05		mV/°C
	There are two sources of gain	n error - ii	nternal ref	erence i	naccurac	y and cha	annel ga	in error						
E <sub>GREF</sub>	Gain error due to internal reference inaccuracy alone, $(\Delta V_{REF}/2.0)\%$	-0.75	±0.1	0.75	-0.75	±0.1	0.75	-0.75	±0.1	0.75	-0.75	±0.1	0.75	% FS
	Reference gain error temperature coefficient		0.0125			0.0125			0.0125			0.0125		Δ%/°C
E <sub>GCHAN</sub>	Gain error of channel alone, across devices and across channels within a device (1)	-1	±0.3	1	-1	±0.3	1	-1	±0.3	1	-1	±0.3	1	% FS
	Channel gain error temperature coefficient, across devices and across channels within a device		0.005			0.005			0.005			0.005		Δ%/°C
DNL	Differential nonlinearity	-0.95	±0.5	2.0	-0.95	±0.5	2.0	-0.9	±0.4	1.8	-0.9	±0.4	1.8	LSB
INL	Integral nonlinearity	-2.5	±1.25	2.5	-2.2	±1.25	2.2	-2.0	±1.25	2.0	-2.0	±1.0	2.0	LSB
PSRR	DC power supply rejection ratio		0.5			0.5			0.5			0.5		mV/V
POWER	SUPPLY												,	
I <sub>CC</sub>	Total supply current		300			245			210			190		mA
I <sub>AVDD</sub>	Analog supply current		237			185			155			140		mA
I <sub>LVDD</sub>	LVDS supply current		63			60			55			50		mA
	Total power		1.0	1.2		0.81	0.97		0.7	0.85		0.63	0.8	W
	Power down (with input clock stopped)		77	150		77	150		77	150		77	150	mW

<sup>(1)</sup> This is specified by design and characterization; it is not tested in production.



## **ELECTRICAL CHARACTERISTICS**

PARAMETER	TEST CO	ONDITIONS		DS622 125 MS			DS6224 105 MS			DS6223 80 MS			ADS6222 = 65 MSI		UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
DYNAMIC AC	CHARACTERIS	STICS													
	Fin = 10 MHz			70.9			71			71.4			71.4		
	Fin = 50 MHz		67.5	70.5			70.8		68	71.1			71.2		
	Fin = 70 MHz			70.3		67.5	70.6			70.9		68	71		
SNR	Fin = 100 MH	z		69.9			70.1			70.5			70.5		
Signal to	Fin 170	0 dB Gain		68.5			68.8			69			69.1		dBF
noise ratio	Fin = 170 MHz	3.5 dB Coarse gain		68.1			68.4			68.4			68.8		
	F: 000	0 dB Gain		67.4			67.8			66.9			68.1		
	Fin = 230 MHz	3.5 dB Coarse gain		67.1			67.3			67.3			67.8		
	Fin = 10 MHz			70.7			70.8			71.3			71.3		
	Fin = 50 MHz		67	70			69.8		67.5	70.9			71		
	Fin = 70 MHz			69.2		67	70			70.6		67.5	70.7		
SINAD	Fin = 100 MH:	Z		69.7			70			70.1			70		
distortion ratio	F: 470	0 dB Gain		66.9			68.5			68.6			68.9		dBF
	Fin = 170 MHz	3.5 dB Coarse gain		67.4			68.1			68.2			68.7		
	F:- 000	0 dB Gain		66			66.8			66.5			67.3		
	Fin = 230 MHz	3.5 dB Coarse gain		66.5			66.8			67.2			67.4		
	Fin = 10 MHz			90			91			91			93		
	Fin = 50 MHz		73	83			80		76	87			88		
	Fin = 70 MHz			78		73	81			86		76	87		
SFDR	Fin = 100 MH:	z		87			85			85			83		
Spurious free	Fin = 170	0 dB Gain		75			78			79			80		dBo
dynamic range	MHz	3.5 dB Coarse gain		79			81			82			83		
	Fin - 220	0 dB Gain		74			76			77			78		
	Fin = 230 MHz	3.5 dB Coarse gain		78			79			80			81		
	Fin = 10 MHz	•		93			94			96			97		
	Fin = 50 MHz		73	91			88		76	90			92		
	Fin = 70 MHz			90		73	88			90		76	92		
F	Fin = 100 MH:	z		90			90			87			87		
HD2 Second	Fin 170	0 dB Gain		85			84			86			86		dB
harmonic	Fin = 170 MHz	3.5 dB Coarse gain		88			86			88			88		dB
	Fin - 220	0 dB Gain		82			81			82			83		
	Fin = 230 MHz	3.5 dB Coarse gain		85			83			84			85		



# **ELECTRICAL CHARACTERISTICS (continued)**

PARAMETER	TEST CO	ONDITIONS		DS6225 125 MS			DS6224 105 MS			DS6223 80 MSI			ADS6222 = 65 MSF		UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Fin = 10 MHz			90			91			91			93		
	Fin = 50 MHz		73	83			80		76	87			88		
	Fin = 70 MHz			78		73	81			86		76	86		
	Fin = 100 MH:	Z		87			85			85			83		
HD3 Third	E: .T0	0 dB Gain		75			78			79			80		dBc
harmonic	Fin = 170 MHz	3.5 dB Coarse gain		79			82			82			83		
	Fi 000	0 dB Gain		74			76			77			78		
	Fin = 230 MHz	3.5 dB Coarse gain		78			79			80			81		
	Fin = 10 MHz			95			95			96			98		
	Fin = 50 MHz			94			94			95			95		
Worst harmonic	Fin = 70 MHz			92			94			95			95		ID.
(other than	Fin = 100 MH	Z		91			92			93			93		dBc
HD2, HD3)	Fin = 170 MHz			88			89			90			90		
	Fin = 230 MHz			86			86			87			87		
	Fin = 10 MHz			88			89.5			89.5			91		
TUD	Fin = 50 MHz		70	81			78.5		74	85.5			86		
THD Total	Fin = 70 MHz					70	77					74			dBc
harmonic distortion	Fin = 100 MH:	z		84			84			83			80.5		UDC
distortion	Fin = 170 MH:	z		73			76			77.5			78.5		
	Fin = 230 MH	z		72			74			75.5			76.5		
ENOB	Fin = 50 MHz		10.8	11.4					10.9	11.5			11.5		
Effective number of bits	Fin = 70 MHz					10.8	11.4					10.9			Bits
IMD 2-Tone	F1= 46.09 MH F2 = 50.09 MH			90			90			94			97		dBFS
intermodulatio n distortion	F1= 185.09 M F2 = 190.09 M			82			88			92			96		UDF3
Cross-talk	Cross-talk sign frequency = 10			105			105			106			108		dBc
Input overload recovery		vithin 1% (of final 3 overload with ut		1			1			1			1		Clock cycles
AC PSRR Power Supply Rejection Ratio	Up to 100 MH AVDD	z, 100 mV <sub>PP</sub> on		35			35			35			35		dBc



## **DIGITAL CHARACTERISTICS**

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1 AVDD = LVDD = 3.3V,  $I_O = 3.5$ mA,  $R_{LOAD} = 100\Omega^{(1)}$ .

All LVDS specifications are characterized, but not tested at production.

	PARAMETER	TEST CONDITIONS		25/ADS6 23/ADS6		UNIT
			MIN	TYP	MAX	
DIGITA	AL INPUTS					
	High-level input voltage		2.4			V
	Low-level input voltage				0.8	V
	High-level input current			10		μΑ
	Low-level input current			10		μΑ
	Input capacitance			4		pF
	DIGITAL OUTPUTS					
	High-level output voltage			1375		mV
	Low-level output voltage			1025		mV
V <sub>OD</sub>	Output differential voltage		250	350	450	mV
Vos	Output offset voltage	Common-mode voltage of OUTP and OUTM		1200		mV
	Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

<sup>(1)</sup>  $I_O$  refers to the LVDS buffer current setting,  $R_{LOAD}$  is the external differential load resistance between the LVDS output pair.



# TIMING SPECIFICATIONS(1)

Typical values are at 25°C, min and max values are across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V<sub>PP</sub> clock amplitude,  $C_L = 5$  pF  $^{(2)}$ ,  $I_O = 3.5$  mA,  $R_L = 100$   $\Omega$   $^{(3)}$ , no internal termination, unless otherwise noted.

D 4	RAMETER	TEST	Α	DS622	5	Α	DS622	4	Α	DS622	3	Α	DS622	2	UNIT
PA	WAINE I EK	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
t <sub>J</sub>	Aperture jitter	Uncertainty in the sampling instant		250			250			250			250		fs rms
Interfa	ce: 2-wire, DDR	bit clock, 14x seria	lization												
t <sub>su</sub>	Data setup time <sup>(4)</sup> (5)(6)	From data cross-over to bit clock cross-over	0.35	0.55		0.45	0.65		0.65	0.85		0.8	1.1		ns
t <sub>h</sub>	Data hold time (4) (5)(6)	From bit clock cross-over to data cross-over	0.35	0.58		0.5	0.7		0.7	0.9		0.8	1.1		ns
t <sub>pd_clk</sub>	Clock propagation delay <sup>(6)</sup>	Input clock rising edge cross-over to frame clock rising edge cross-over	3.4	4.4	5.4	3.4	4.4	5.4	3.4	4.4	5.4	3.4	4.4	5.4	ns
	Bit clock cycle-cycle jitter <sup>(5)</sup>			350			350			350			350		ps pp
	Frame clock cycle-cycle jitter <sup>(5)</sup>			75			75			75			75		ps pp
Below	specifications	apply for 5 MSPS ≤ \$	Samplii	ng fred	≤ 125	MSPS	and al	l interf	ace opt	ions					
t <sub>A</sub>	Aperture delay	Delay from input clock rising edge to the actual sampling instant	1	2	3	1	2	3	1	2	3	1	2	3	ns
	Aperture delay variation	Channel-channel within same device	-250	±80	250	-250	±80	250	-250	±80	250	-250	±80	250	ps
	ADC Latency	Time for a sample to propagate to ADC outputs, see Figure 1		12			12			12			12		Clock cycles
		Time to valid data after coming out of global power down			100			100			100			100	μs
	Wake up time	Time to valid data after input clock is re-started			100			100			100			100	μs
		Time to valid data after coming out of channel standby			200			200			200			200	clock cycles
t <sub>RISE</sub>	Data rise time	From –100 mV to +100 mV	50	100	200	50	100	200	50	100	200	50	100	200	ps
t <sub>FALL</sub>	Data fall time	From +100 mV to -100 mV	50	100	200	50	100	200	50	100	200	50	100	200	ps
t <sub>RISE</sub>	Bit clock and Frame clock rise time	From –100 mV to +100 mV	50	100	200	50	100	200	50	100	200	50	100	200	ps

- Timing parameters are ensured by design and characterization and not tested in production.
- (2)
- $C_L$  is the External single-ended load capacitance between each output pin and ground.  $I_o$  Refers to the LVDS buffer current setting;  $R_L$  is the external differential load resistance between the LVDS output pair. Timing parameters are measured at the end of a 2 inch pcb trace (100- $\Omega$  characteristic impedance) terminated by  $R_L$  and  $C_L$ .
- Setup and hold time specifications take into account the effect of jitter on the output data and clock.
- Refer to Output Timings in application section for timings at lower sampling frequencies and other interface options.
- Note that the total latency = ADC latency + internal serializer latency. The serializer latency depends on the interface option selected as listed in Table 28.



## TIMING SPECIFICATIONS (continued)

Typical values are at 25°C, min and max values are across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V<sub>PP</sub> clock amplitude,  $C_L = 5$  pF ,  $I_O = 3.5$  mA,  $R_L = 100$   $\Omega$  , no internal termination, unless otherwise noted.

DA	RAMETER	TEST	Α	DS622	5	Α	DS622	4	Α	DS622	3	Α	DS622	2	UNIT
FF	KAWETEK	CONDITIONS	MIN	TYP	MAX	UNIT									
t <sub>FALL</sub>	Bit clock and Frame clock fall time	From +100 mV to -100 mV	50	100	200	50	100	200	50	100	200	50	100	200	ps
	LVDS Bit clock duty cycle		45%	50%	55%	45%	50%	55%	45%	50%	55%	45%	50%	55%	
	LVDS Frame clock duty cycle		47%	50%	53%	47%	50%	53%	47%	50%	53%	47%	50%	53%	




Figure 1. Latency






Figure 2. LVDS Timings



#### **DEVICE PROGRAMMING MODES**

ADS622X offers flexibility with several programmable features that are easily configured.

The device can be configured independently using either parallel interface control or serial interface programming.

In addition, the device supports a third configuration mode, where both the parallel interface and the serial control registers are used. In this mode, the priority between the parallel and serial interfaces is determined by a priority table (Table 4). If this additional level of flexibility is not required, the user can select either the serial interface programming or the parallel interface control.

#### **USING PARALLEL INTERFACE CONTROL ONLY**

To control the device using parallel interface, keep RESET tied to *high* (LVDD). Pins CFG1, CFG2, CFG3, CFG4, PDNA, PDNB, SEN, SCLK, and SDATA are used to directly control certain functions of the ADC. After power-up, the device will automatically get configured as per the parallel pin voltage settings (Table 5 to Table 9) and no reset is required. In this mode, SEN, SCLK, and SDATA function as parallel interface control pins.

Frequently used functions are controlled in this mode—output data interface and format, power down modes, coarse gain and internal/external reference. The parallel pins can be configured using a simple resistor string as illustrated in Figure 3.

Table 3 has a description of the modes controlled by the parallel pins.

**CONTROL FUNCTIONS** PIN SEN Coarse gain and internal/external reference. SCLK, SDATA Sync, deskew patterns and global power down. PDNA, PDNB Dedicated pins for individual channel ADC power down CFG1 1-Wire/2-wire and DDR/SDR bit clock CFG2 12x/14x Serialization and SDR bit clock capture edge CFG3 Reserved function. Tie CFG3 to Ground. CFG4 MSB/LSB First and data format.

**Table 3. Parallel Pin Definition** 

## **USING SERIAL INTERFACE PROGRAMMING ONLY**

In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by a *high* setting on the <RST> bit (in register). After reset, the RESET pin must be kept **low**.

The serial interface section describes the register programming and register reset in more detail.

Since the parallel pins (CFG1-4, PDNA and PDNB) are not used in this mode, they must be tied to ground. The register override bit <OVRD> - D10 in register 0x0D has to be set *high* to disable the control of parallel interface pins in this serial interface control ONLY mode.

#### USING BOTH THE SERIAL INTERFACE AND PARALLEL CONTROLS

For increased flexibility, a combination of serial interface registers and parallel pin controls (CFG1-4, PDNA and PDNB) can also be used to configure the device.

The parallel interface control pins CFG1-4, PDNA and PDNB are available. After power-up, the device will automatically get configured as per the parallel pin voltage settings (Table 5 to Table 12) and no reset is required. A simple resistor string can be used as illustrated in Figure 3.

SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying a pulse on RESET pin or by a *high* setting on the <RST> bit (in register). After reset, the RESET pin must be kept **low**.

The serial interface section describes the register programming and register reset in more detail.

Since some functions are controlled using both the parallel pins and serial registers, the priority between the two is determined by a priority table (Table 4).



# Table 4. Priority Between Parallel Pins and Serial Registers

PIN	FUNCTIONS SUPPORTED	PRIORITY
CFG1 to CFG4	As described in Table 9 to Table 12	Register bits can control the modes ONLY if the <ovrd> bit is <i>high</i>. If the <ovrd> bit is LOW, then the control voltage on these parallel pins determines the function as per Tables</ovrd></ovrd>
PDN	Global power down	D0 Bit of register 0x00 controls Power down global ONLY if PDN pin is LOW. If PDN is <i>high</i> , device is in global power down mode.
SEN	Serial Interface Enable	Coarse Gain setting is controlled by bit D5 of register 0x0D ONLY if the <ovrd> bit is <i>high</i>. Else, it is in default register setting of 0 dB COARSE GAIN.</ovrd>
		Internal/external reference setting is determined by bit D6 of register 0x00.
SCLK,	Serial Interface Clock and	D7, D6, D5 Bits of register 0x0A control the sync and deskew output patterns.
SDATA	Serial Interface Data pins	Power down is determined by bit D0 of 0x00 register.




Figure 3. Simple Scheme to Configure Parallel Pins

## **DESCRIPTION OF PARALLEL PINS**

## Table 5. SCLK, SDATA Control Pins

SCLK	SDATA	DESCRIPTION
LOW	LOW	NORMAL conversion.
LOW	HIGH	SYNC – ADC Outputs sync pattern on all channels. This pattern can be used by the receiver to align the deserialized data to the frame boundary. See Capture Test Patterns for details.
HIGH	LOW	POWER DOWN – Global power down, all channels of the ADC are powered down, including internal references, PLL and output buffers.
HIGH	HIGH	DESKEW – ADC outputs deskew pattern on all channels. This pattern can be used by the receiver to ensure deserializer uses the right clock edge. See Capture Test Patterns for details.

**Table 6. SEN Control Pin** 

SEN	DESCRIPTION						
0	External reference and 0 dB coarse gain (full-scale = 2 Vpp)						
(3/8)LVDD	External reference and 3.5 dB coarse gain (full-scale = 1.34 Vpp)						
(5/8)LVDD	Internal reference and 3.5 dB coarse gain (full-scale = 1.34 Vpp)						
LVDD	Internal reference and 0 dB coarse gain (full-scale = 2 Vpp)						



Independent of the programming mode used, after power-up the parallel pins PDNA, PDNB, CFG1 to CFG4 will automatically configure the device as per the voltage applied (Table 7 to Table 12).

## **Table 7. PDNA Control Pin**

PDNA	DESCRIPTION
0	Normal operation
AVDD	Channel A ADC power down global

## **Table 8. PDNB Control Pin**

PDNB	DESCRIPTION
0	Normal operation
AVDD	Channel B ADC power down global

#### Table 9. CFG1 Control Pin

CFG1	DESCRIPTION
0	DDR Bit clock and 1-wire interface
(3/8)LVDD	Not used
(5/8)LVDD	SDR Bit clock and 2-wire interface
LVDD	DDR Bit clock and 2-wire interface

#### Table 10. CFG2 Control Pin

CFG2	DESCRIPTION
0	12x Serialization and capture at falling edge of bit clock (only in 2-wire SDR bit clock mode)
(3/8)LVDD	14x Serialization and capture at falling edge of bit clock (only in 2-wire SDR bit clock mode)
(5/8)LVDD	14x Serialization and capture at rising edge of bit clock (only in 2-wire SDR bit clock mode)
LVDD	12x Serialization and capture at rising edge of bit clock (only in 2-wire SDR bit clock mode)

#### **Table 11. CFG3 Control Pin**

CFG3	RESERVED – TIE TO GROUND	
------	--------------------------	--

## Table 12. CFG4 Control Pin

CFG4	DESCRIPTION						
0	MSB First and 2s complement						
(3/8)LVDD	MSB First and offset binary						
(5/8)LVDD	LSB First and offset binary						
LVDD	LSB First and 2s complement						



#### **SERIAL INTERFACE**

The ADC has a serial interface formed by pins SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data) and RESET. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. In case the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiple of 16-bit words within a single active SEN pulse. The interface can work with SCLK frequency from 20 MHz down to very low speeds (few hertz) and even with non-50% duty cycle SCLK.

The first 5 bits of the 16-bit word are the address of the register while the next 11 bits are the register data.

#### Register Reset

After power-up, the internal registers *must* be reset to their default values. This can be done in one of two ways:

- 1. Either by applying a high-going pulse on RESET (of width greater than 10ns) OR
- 2. By applying software reset. Using the serial interface, set the **<RST>** bit in register 0x00 to *high* this resets the registers to their default values and then self-resets the **<RST>** bit to LOW.

When RESET pin is not used, it must be tied to LOW.




Figure 4. Serial Interface Timing



## SERIAL INTERFACE TIMING CHARACTERISTICS

Typical values at 25°C, min and max values across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = LVDD = 3.3 V, unless otherwise noted.

	PARAMETER	MIN	TYP N	ΙΑΧ	UNIT
f <sub>SCLK</sub>	SCLK Frequency, f <sub>SCLK</sub> = 1/t <sub>SCLK</sub>	> DC		20	MHz
t <sub>SLOADS</sub>	SEN to SCLK Setup time	25			ns
t <sub>SLOADH</sub>	SCLK to SEN Hold time	25			ns
t <sub>DSU</sub>	SDATA Setup time	25			ns
t <sub>DH</sub>	SDATA Hold time	25			ns
	Time taken for register write to take effect after 16th SCLK falling edge	100			ns

#### **RESET TIMING**

Typical values at 25°C, min and max values across the full temperature range  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, AVDD = LVDD = 3.3 V, unless otherwise noted.

	PARMATER	CONDITIONS	MIN	TYP	MAX	UNIT
$t_1$	Power-on delay time	Delay from power-up of AVDD and LVDD to RESET pulse active	5			ms
t <sub>2</sub>	Reset pulse width	Pulse width of active RESET signal	10			ns
t <sub>3</sub>	Register write delay time	Delay from RESET disable to SEN active	25			ns
t <sub>PO</sub>	Power-up delay time	Delay from power-up of AVDD and LVDD to output stable		6.5		ms




Figure 5. Reset Timing



## **SERIAL REGISTER MAP**

## Table 13. Summary of Functions Supported By Serial Interface

REGISTER ADDRESS					REGIS	TER FUNCTIO	NS <sup>(1)(2)</sup>				
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00	<rst> S/W RESET</rst>	0	0	0	0	<ref> INTERNAL OR EXTERNAL</ref>	0	<pdn chb=""> POWER DOWN CHB</pdn>	<pdn cha=""> POWER DOWN CH A</pdn>	0	<pdn global=""> GLOBAL POWER DOWN</pdn>
04	0	0	0	0			<clkin gain=""></clkin>			0	0
0A	0	<pre><df>     DATA FORMAT 2S COMP OR STRAIGHT BINARY</df></pre>	0	Т	<patterns> EST PATTERN</patterns>	S	0	0	0	0	0
0B					CUSTOM P	<custom a=""> ATTERN (LOW</custom>					
0C	<pre> <fine gain=""> FINE GAIN CONTROL (1dB to 6 dB)  0 0 0</fine></pre>				0	0	0	0	0	0	<custom b=""> CUSTOM PATTERN (MSB BIT)</custom>
0D	<ovrd> OVERRIDE BIT</ovrd>	0	0	BYTE-WISE OR BIT-WISE	MSB OR LSB FIRST	<coarse gain=""> COURSE GAIN ENABLE</coarse>	FALLING OR RISING BIT CLOCK CAPTURE EDGE	0	12-BIT OR 14-BIT SERIALIZE	DDR OR SDR BIT CLOCK	1-WIRE OR 2-WIRE INTERFACE
10	<pre><term clk=""> LVDS INTERNAL TERMINATION BIT AND WORD CLOCKS</term></pre>						<lvds LVDS CURRE</lvds 	CURR> NT SETTINGS			DOUBLE> ENT DOUBLE
11	WORD-WISE CONTROL 0 0 0					0	<term data=""> LVDS INTERNAL TERMINATION - DATA OUTPUTS</term>				JTS

<sup>(1)</sup> The unused bits in each register (shown by blank cells in above table) must be programmed as 0.

<sup>(2)</sup> Multiple functions in a register can be programmed in a single write operation.



## **DESCRIPTION OF SERIAL REGISTERS**

## Table 14.

REGISTER ADDRESS						BITS					
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00	<rst> S/W RESET</rst>	0	0	0	0	<ref> INTERNAL OR EXTERNAL</ref>	0	<pdn chb=""> POWER DOWN CHB</pdn>	<pdn cha=""> POWER DOWN CH A</pdn>	0	<pdn> GLOBAL POWER DOWN</pdn>

D0 - D4	Power down modes
D0	<pdn global=""></pdn>
0	Normal operation
1	Global power down, including all channels ADCs, internal references, internal PLL and output buffers
D2	<pdn cha=""></pdn>
0	CH A Powered up
1	CH A ADC Powered down
D3	<pdn chb=""></pdn>
0	CH B Powered up
1	CH B ADC Powered down
D5	<ref> Reference</ref>
0	Internal reference enabled
1	External reference enabled
D10	<rst></rst>
1	Software reset applied – resets all internal registers and self-clears to 0



## Table 15.

REGISTER ADDRESS						BITS					
A4 - A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
04	0	0	0	0	<clkin gain=""> INPUT CLOCK BUFFER GAIN CONTROL</clkin>				0		

D6-D2	<clkin gain=""> Input clock buffer gain control</clkin>
11000	Gain 0 minimum gain
00000	Gain 1
01100	Gain 2
01010	Gain 3
01001	Gain 4
01000	Gain 5 maximum gain

# Table 16.

REGISTER ADDRESS						BITS					
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00	0	<pre><df>   DATA FORMAT - 2S COMP   OR STRAIGHT BINARY</df></pre>	0		<patterns></patterns>		0	0	0	0	0

D7-D5	<patterns> Capture test patterns</patterns>
000	Normal ADC operation
001	Output all zeros
010	Output all ones
011	Output toggle pattern
100	Unused
101	Output custom pattern (contents of CUSTOM pattern registers 0x0B and 0x0C)
110	Output DESKEW pattern (serial stream of 1010)
111	Output SYNC pattern
D9	<df> Data format selection</df>
0	2s Complement format
1	Straight binary format



## Table 17.

REGISTER ADDRESS						BITS					
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0B		<custom a=""> CUSTOM PATTERN (LOWER 11 BITS)</custom>									

# **D10 - D0 CUSTOM A>** Lower 11 bits of custom pattern <DATAOUT10>...<DATAOUT0>

## Table 18.

REGISTER ADDRESS						BITS					
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0C	FINE GAIN	<fine gain=""> I CONTROL (1</fine>		0	0	0	0	0	0	0	<custom b=""> CUSTOM PATTERN (MSB)</custom>

<b>CUSTOM B&gt;</b> MSB of 12-bit custom pattern <dataout11></dataout11>
20 1000.0 2; 21 12 bit odotom pattom 12/11/1001111

D10-D8	<fine gain=""> Fine gain control</fine>
000	0 dB Gain (full-scale range = 2.00 Vpp)
001	1 dB Gain (full-scale range = 1.78 Vpp)
010	2 dB Gain (full-scale range = 1.59 Vpp)
011	3 dB Gain (full-scale range = 1.42 Vpp)
100	4 dB Gain (full-scale range = 1.26 Vpp)
101	5 dB Gain (full-scale range = 1.12 Vpp)
110	6 dB Gain (full-scale range = 1.00 Vpp)

## Table 19.

REGISTER ADDRESS						вітѕ					
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0D	<ovrd> OVER-RIDE BITE</ovrd>	0	0	BYTE-WISE OR BIT-WISE	MSB OR LSB FIRST	<coarse gain=""> COURSE GAIN ENABLE</coarse>	FALLING OR RISING BIT CLOCK CAPTURE EDGE	0	14-BIT OR 16-BIT SERIALIZE	DDR OR SDR BIT CLOCK	1-WIRE OR 2-WIRE INTERFACE

D0	Interface selection
0	1 Wire interface
1	2 Wire interface
D1	Bit clock selection (only in 2-wire interface)
0	DDR Bit clock
1	SDR Bit clock
D2	Serialization selection
0	12x Serialization
1	14x Serialization



D4	Bit clock capture edge (only when SDR bit clock is selected, D1 = 1)
0	Capture data with falling edge of bit clock
1	Capture data with rising edge of bit clock
D5	<coarse gain="">Coarse gain control</coarse>
0	0 dB Coarse gain
1	3.5dB Coarse gain (Full-scale range = 1.34 Vpp)
D6	MSB or LSB first selection
0	MSB First
1	LSB First
D7	Byte/bit wise outputs (only when 2-wire is selected)
0	Byte wise
1	Bit wise
D10	<b><ovrd></ovrd></b> Over-ride bit. All the functions in register 0x0D can also be controlled using the parallel control pins. By setting bit <b><ovrd></ovrd></b> = 1, the contents of register 0x0D will over-ride the settings of the parallel pins.
0	Disable over-ride
1	Enable over-ride

## Table 20.

REGISTER ADDRESS						BITS					
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
10	LVDS	INTERNAL TER	<term clk=""></term>		LOCKS		<lvds LVDS CURRE</lvds 	CURR>			OOUBLE>

D0	<curr double=""> LVDS current double for data outputs</curr>
0	Nominal LVDS current, as set by <d5d2></d5d2>
1	Double the nominal value
D1	<curr double=""> LVDS current double for bit and word clock outputs</curr>
0	Nominal LVDS current, as set by <d5d2></d5d2>
1	Double the nominal value
D3-D2	<lvds curr=""> LVDS current setting for data outputs</lvds>
00	3.5 mA
01	4 mA
10	2.5 mA
11	3 mA
D5-D4	<b>LVDS CURR&gt;</b> LVDS current setting for bit and word clock outputs
00	3.5 mA
01	4 mA
10	2.5 mA
11	3 mA



D10-D6	<term clk=""> LVDS internal termination for bit and word clock outputs</term>
00000	No internal termination
00001	166 Ω
00010	200 Ω
00100	250 Ω
01000	333 Ω
10000	500 Ω
	Any combination of above bits can also be programmed, resulting in a parallel combination of the selected values. For example, 00101 is the parallel combination of 166  250 = 100 $\Omega$
00101	100 Ω


## Table 21.

REGISTER ADDRESS						BITS					
A4-A0	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
11	WORD-WISE CONTROL		0	0	0	0	LV	DS INTERNAL	<term data=""> TERMINATION</term>		TS

D4-D0	<term data=""> LVDS internal termination for data outputs</term>
00000	No internal termination
00001	166 Ω
00010	200 Ω
00100	250 Ω
01000	333 Ω
10000	500 Ω
	Any combination of above bits can also be programmed, resulting in a parallel combination of the selected values. For example, 00101 is the parallel combination of $166  250 = 100 \Omega$
00101	100 Ω
D10-D9	Only when 2-wire interface is selected
00	Byte-wise or bit-wise output, 1x frame clock
11	Word-wise output enabled, 0.5x frame clock
01,10	Do not use



## PIN CONFIGURATION (2-WIRE INTERFACE)



## PIN ASSIGNMENTS (2-WIRE INTERFACE)

DING	<u> </u>			· · · · · · · · · · · · · · · · · · ·					
PINS		1/0	NO. OF	DESCRIPTION					
NAME	NO.	"	PINS	DESCRIPTION					
SUPPLY AND GROUND PINS									
AVDD	7,13,24		3	Analog power supply					
AGND	6,8,9,12,17, 20,25,28,29		9	Analog ground					
LVDD	2,5,36		3	Digital power supply					
LGND	1,35		2	Digital ground					
INPUT PINS		•							
CLKP, CLKM	18,19	I	2	Differential input clock pair					
INA_P, INA_M	11,10	ı	2	Differential input signal pair, channel A. If unused, the pins should be tied to VCM. Do not float.					
INB_P, INB_M	26,27	ı	12	Differential input signal pair, channel B. If unused, the pins should be tied to VCM. Do not float.					
CAP	3	I	1	Connect 2-nF capacitor from pin to ground					




# PIN ASSIGNMENTS (2-WIRE INTERFACE) (continued)

PINS			NO. OF	OF DESCRIPTION				
NAME	NO.	1/0	PINS	DESCRIPTION				
SCLK	34	ı	1	This pin functions as serial interface clock input when RESET is low.  When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SDATA). See Table 5 for description.  This pin has an internal pull-down resistor.				
SDATA	33	ı	1	This pin functions as serial interface data input when RESET is low.  When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SCLK). See Table 5 for description.  This pin has an internal pull-down resistor.				
SEN	32	ı	1	This pin functions as serial interface enable input when RESET is low.  When RESET is <i>high</i> , it controls coarse gain and internal/external reference modes. See Table 6 for description.  This pin has an internal pull-up resistor.				
				Serial interface reset input.				
RESET	4	ı	1	When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset option. Refer to the Serial Interface section. In parallel interface mode, tie RESET permanently <i>high</i> . (SCLK, SDATA and SEN function as parallel control pins in this mode).				
				The pin has an internal pull-down resistor to ground.				
PDNA	31	1	1	Channel A ADC power down control pin.				
PDNB	30	I	1	Channel B ADC power down control pin.				
CFG1	23	1	1	Parallel input pin. It controls 1-wire or 2-wire interface and DDR or SDR bit clock selection. See Table 9 for description. Tie to AVDD for 2-wire interface with DDR bit clock.				
CFG2	22	I	1	Parallel input pin. It controls 12x or 14x serialization and SDR bit clock capture edge. See Table 10 for description. For 12x serialization with DDR bit clock, tie to ground or AVDD.				
CFG3	21	ı	1	RESERVED pin - TIE to ground.				
CFG4	15	ı	1	Parallel input pin. It controls data format and MSB or LSB first modes. See Table 12 for description.				
VCM	16	Ю	1	Internal reference mode – common-mode voltage output External reference mode – reference input. The voltage forced on this pin sets the internal reference.				
OUTPUT PINS								
DA0_P,DA0_M	47,48	0	2	Channel A differential LVDS data output pair, wire 0				
DA1_P,DA1_M	45,46	0	2	Channel A differential LVDS data output pair, wire 1				
DB0_P,DB0_M	39,40	0	2	Channel B differential LVDS data output pair, wire 0				
DB1_P,DB1_M	37,38	0	2	Channel B differential LVDS data output pair, wire 1				
DCLKP,DCLKM	43,44	0	2	Differential bit clock output pair				
FCLKP,FCLKM	41,42	0	2	Differential frame clock output pair				
NC	14		1	Do Not Connect				
PAD	0		1	Connect to ground plane using multiple vias. Refer to Board Design Considerations in application section				



## PIN CONFIGURATION (1-WIRE INTERFACE)



## PIN ASSIGNMENTS (1-WIRE INTERFACE)

PINS			NO.							
NAME	NO.	1/0	OF PINS	DESCRIPTION						
SUPPLY AND G	SUPPLY AND GROUND PINS									
AVDD	7,13,24		3	Analog power supply						
AGND	6,8,9,12,1 7, 20,25,28,2 9		9	Analog ground						
LVDD	2,5,36		3	Digital power supply						
LGND	1,35		2	Digital ground						
INPUT PINS										
CLKP, CLKM	18,19	I	2	Differential input clock pair						
INA_P, INA_M	11,10	I	2	Differential input signal pair, channel A. If unused, the pins should be tied to VCM. Do not float.						
IND_P, IND_M	26,27	I	12	Differential input signal pair, channel D. If unused, the pins should be tied to VCM. Do not float.						
CAP	3	I	1	Connect 2-nF capacitance from pin to ground						



# PIN ASSIGNMENTS (1-WIRE INTERFACE) (continued)


PINS			NO.	P-00-1				
NAME	NO.	I/O	OF PINS	DESCRIPTION				
SCLK	34	I	1	This pin functions as serial interface clock input when RESET is <i>low</i> .  When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SDATA). See Table 5 for description.  This pin has an internal pull-down resistor.				
SDATA	33	I	1	This pin functions as serial interface data input when RESET is <i>low</i> . When RESET is <i>high</i> , it controls DESKEW, SYNC and global POWER DOWN modes (along with SCLK). See Table 5 for description. This pin has an internal pull-down resistor.				
SEN	32	I	1	This pin functions as serial interface enable input when RESET is <i>low</i> .  When RESET is <i>high</i> , it controls coarse gain and internal/external reference modes. See Table 6 for description.  This pin has an internal pull-up resistor.				
				Serial interface reset input.				
RESET	4	I	1	When using the serial interface mode, the user MUST initialize internal registers through hardware RESET by applying a high-going pulse on this pin or by using software reset option. Refer to the Serial Interface section. In parallel interface mode, tie RESET permanently <i>high</i> . (SCLK, SDATA and SEN function as parallel control pins in this mode).				
				The pin has an internal pull-down resistor to ground.				
PDNA	31	I	1	Channel A ADC power down control pin.				
PDNB	30	I	1	Channel B ADC power down control pin.				
CFG1	23	ı	1	Parallel input pin. It controls 1-wire or 2-wire interface and DDR or SDR bit clock selection. See Table 9 for description.  Tie to ground for 1-wire interface with DDR bit clock.				
CFG2	22	I	1	Parallel input pin. It controls 12x or 14x serialization and SDR bit clock capture edge. See Table 10 for description.  For 12x serialization with DDR bit clock, tie to ground or AVDD.				
CFG3	21	ı	1	RESERVED pin - TIE to ground.				
CFG4	15	I	1	Parallel input pin. It controls data format and MSB or LSB first modes. See Table 12 for description.				
VCM	16	Ю	1	Internal reference mode – common-mode voltage output External reference mode – reference input. The voltage forced on this pin sets the internal reference.				
OUTPUT PINS								
DA_P,DA_M	45,46	0	2	Channel A differential LVDS data output pair				
DB_P,DB_M	39,40	0	2	Channel B differential LVDS data output pair				
DCLKP,DCLKM	43,44	0	2	Differential bit clock output pair				
FCLKP,FCLKM	41,42	0	2	Differential frame clock output pair				
UNUSED	37,38,47,4 8		4	These pins are unused in the 1-wire interface. Do not connect				
NC	14		1	Do not connect				
PAD	0		1	Connect to ground plane using multiple vias. Refer to Board Design Considerations in application section				





## TYPICAL CHARACTERISTICS


All plots are at 25°C, AVDD = LVDD = 3.3 V, maximum rated sampling frequency, sine wave input clock, 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain (unless otherwise noted)


# $ADS6225 (F_S = 125 MSPS)$

















# ADS6225 ( $F_S = 125 \text{ MSPS}$ ) (continued)





94

92

90

88

86

SFDR - dBc

 $f_{IN} = 50.1 \text{ MHz}$ 


1.35


1.40

1.45


External Reference Mode

# ADS6225 ( $F_s = 125 \text{ MSPS}$ ) (continued)





POWER DISSIPATION vs SAMPLING FREQUENCY 1.0



**SFDR** 





Figure 19.






72

70

69




Output Code

Figure 21.

G017



# $ADS6224 (F_S = 105 MSPS)$






Figure 25.





Figure 26.



G005

66

x(s) AD 622 A 0S6224 AD 62

0

50

72 71 Gain = 0 dB 70 SNR - dBFS 69 Gain = 3.5 dB 68 67

SNR vs INPUT FREQUENCY

f<sub>IN</sub> - Input Frequency - MHz Figure 29.

150


200

250

G006





# ADS6224 ( $F_S = 105 \text{ MSPS}$ ) (continued)





# ADS6224 ( $F_S = 105 \text{ MSPS}$ ) (continued)







94 92

90

88

86 84

82

80


78

76 74

0

SFDR - dBc

# $ADS6223 (F_S = 80 MSPS)$








Figure 42.




Figure 43. SFDR vs INPUT FREQUENCY

Gain = 0 dB

100


f<sub>IN</sub> - Input Frequency - MHz

Figure 45.

Gain = 3.5 dB

150

200








Figure 46.

50



# ADS6223 ( $F_S = 80 \text{ MSPS}$ ) (continued)




Figure 56.



# ADS6223 ( $F_s = 80 \text{ MSPS}$ ) (continued)







Figure 55.







## $ADS6222 (F_S = 65 MSPS)$














# SFDR vs INPUT FREQUENCY






Figure 62.





# ADS6222 ( $F_S = 65 \text{ MSPS}$ ) (continued)





# ADS6222 ( $F_S = 65 \text{ MSPS}$ ) (continued)





Figure 73.





# **Contour Plots Across Input and Sampling Frequencies**




Figure 75. SFDR Contour (no gain)




Figure 76. SFDR Contour (3.5 dB coarse gain)






Figure 77. SNR Contour (no gain)




Figure 78. SNR Contour (3.5 dB coarse gain)



#### APPLICATION INFORMATION

#### THEORY OF OPERATION

ADS6225/ADS6224/ADS6223/ADS6222 (ADS622X) is a family of dual channel, 12-bit pipeline ADCs based on switched capacitor architecture in CMOS technology.

The conversion is initiated simultaneously by all the four channels at the rising edge of the external input clock. After the input signals are captured by the sample and hold circuit of each channel, the samples are sequentially converted by a series of low resolution stages. The stage outputs are combined in a digital correction logic block to form the final 12-bit word with a latency of 12 clock cycles. The 12-bit word of each channel is serialized and output as LVDS levels. In addition to the data streams, a bit clock and frame clock are also output. The frame clock is aligned with the 12-bit word boundary.

# **ANALOG INPUT**

The analog input consists of a switched-capacitor based differential sample and hold architecture, shown in Figure 79. This differential topology results in very good AC performance even for high input frequencies. The INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V, available on VCM pin 13. For a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM + 0.5 V and VCM - 0.5 V, resulting in a 2-V $_{pp}$  differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.0V nominal) and REFM (1.0 V, nominal). The sampling circuit has a 3 dB bandwidth that extends up to 500 MHz (Figure 80, shown by the transfer function from the analog input pins to the voltage across the sampling capacitors).




Figure 79. Input Sampling Circuit




Figure 80. Analog Input Bandwidth

# **Drive Circuit Requirements**

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection.

A 5- $\Omega$  resistor in series with each input pin is recommended to damp out ringing caused by the package parasitics. It is also necessary to present low impedance (< 50  $\Omega$ ) for the common mode switching currents. For example, this is achieved by using two resistors from each input terminated to the common mode voltage (VCM).

In addition to the above, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency range and matched impedance to the source. While doing this, the ADC input impedance has to be taken into account. Figure 81 shows that the impedance (Zin, looking into the ADC input pins) decreases at high input frequencies. The smith chart shows that the input impedance is capacitive and can be approximated by a series R-C up to 500 MHz.






Figure 81. ADC Input Impedance, Zin

# **Using RF-Transformer Based Drive Circuits**

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection. An example of input drive using RF transformers is shown in Figure 83.

The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated on the secondary side. Putting the termination on the secondary side helps to shield the kickbacks caused by the sampling circuit from the RF transformer's leakage inductances. The termination is accomplished by two resistors connected in series, with the center point connected to the 1.5 V common mode (VCM pin). The value of the termination resistors (connected to common mode) has to be low (< 100  $\Omega$ ) to provide a low-impedance path for the ADC common-mode switching current.

Figure 82 shows a configuration using a single 1:1 turns ratio transformer (for example, WBC1-1) that can be used for low input frequencies up to 100 MHz.






Figure 82. Single Transformer Drive Circuit

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. Figure 83 shows an example using two transformers (Coilcraft WBC1-1). An additional termination resistor pair (enclosed within the shaded box in Figure 83) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground.




Figure 83. Two Transformer Drive Circuit

45



# **Using Differential Amplifier Drive Circuits**

Figure 84 shows a drive ciruit using a differential amplifier (TI's THS4509) to convert a single-ended input to differential output that can be interfaced to the ADC input pins. In addition to the single-ended to differential conversion, the amplifier also provides gain (10 dB in Figure 84). As shown in the figure,  $R_{FIL}$  helps to isolate the amplifier output from the switching inputs of the ADC. Together with  $C_{FIL}$ , it also forms a low-pass filter that bandlimits the noise (and signal) at the ADC input. As the amplifier outputs are ac-coupled, the common-mode of the ADC input pins is set using two resistors connected to VCM. The amplifier outputs can also be dc-coupled. Using the output common-mode control of the THS4509, the ADC input pins can be biased to 1.5 V.




Figure 84. Drive Circuit using THS4509

Refer to the EVM User Guide (SLAU196) for more information.

# **INPUT COMMON MODE**

To ensure a low-noise common-mode reference, the VCM pin is filtered with a 0.1-µF low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. The input stage of the ADC sinks a common-mode current in the order of 155 µA at 125 MSPS (per input pin). Equation 1 describes the dependency of the common-mode current and the sampling frequency.

$$\frac{155 \,\mu\text{AxFs}}{125 \,\text{MSPS}} \tag{1}$$

This equation helps to design the output capability and impedance of the CM driving circuit accordingly.

# REFERENCE

The ADS622X has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the on-chip integration of the requisite reference capacitors eliminates the need for external decoupling. The full-scale input range of the converter can be controlled in the external reference mode as explained below. The internal or external reference modes can be selected by programming the register bit **<REF>** (Table 14).



(2)




Figure 85. Reference Section

#### **Internal Reference**

When the device is in internal reference mode, the REFP and REFM voltages are generated internally. Common-mode voltage (1.5 V nominal) is output on VCM pin, which can be used to externally bias the analog input pins.

# **External Reference**

When the device is in external reference mode, the VCM acts as a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given by Equation 2.

Full-scale differential input pp = (Voltage forced on VCM) 
$$\times$$
 1.33

In this mode, the range of voltage applied on VCM should be 1.45 V to 1.55 V. The 1.5-V common-mode voltage to bias the input pins has to be generated externally.

# COARSE GAIN AND PROGRAMMABLE FINE GAIN

ADS622X includes gain settings that can be used to get improved SFDR performance (compared to 0 dB gain mode). The gain settings are 3.5 dB coarse gain and programmable fine gain from 0 dB to 6 dB. For each gain setting, the analog input full-scale range scales proportionally, as shown in Table 22.

The coarse gain is a fixed setting of 3.5 dB and is designed to improve SFDR with little degradation in SNR. The fine gain is programmable in 1 dB steps from 0 to 6 dB. With fine gain also, SFDR improvement is achieved, but at the expense of SNR (there is about 1 dB SNR degradation for every 1 dB of fine gain).

1.42

1.26

1.12

1.00



So, the fine gain can be used to trade-off between SFDR and SNR. The coarse gain makes it possible to get best SFDR but without losing SNR significantly. At high input frequencies, the gains are especially useful as the SFDR improvement is significant with marginal degradation in SINAD.

The gains can be programmed using the register bits **<COARSE GAIN>** (Table 19) and **<FINE GAIN>** (Table 18). Note that the default gain after reset is 0 dB.

 GAIN, dB
 TYPE
 FULL-SCALE, Vpp

 0
 Default (after reset)
 2

 3.5
 Coarse setting (fixed)
 1.34

 1
 1.78

 2
 1.59

Fine setting (programmable)

Table 22. Full-Scale Range Across Gains

# **CLOCK INPUT**

3

4

5

6

The ADS622X clock inputs can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM using internal 5-k $\Omega$  resistors as shown in Figure 86. This allows using transformer-coupled drive circuits for sine wave clock or ac-coupling for LVPECL, LVDS clock sources (see Figure 88 and Figure 90). Figure 87 shows the impedance looking into the clock input pins.






Figure 86. Internal Clock Buffer




Figure 87. Clock Buffer Input Impedance

49






Figure 88. Differential Clock Driving Circuit

Figure 89 shows a typical scheme using PECL clock drive from a CDCM7005 clock driver. SNR performance with this scheme is comparable with that of a low jitter sine wave clock source.




Figure 89. PECL Clock Drive Using CDCM7005

Single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM (pin) connected to ground with a 0.1-µF capacitor, as shown in Figure 90.




Figure 90. Single-Ended Clock Driving Circuit



For best performance, the clock inputs have to be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with a non-50% duty cycle clock input.

# **CLOCK BUFFER GAIN**

When using a sinusoidal clock input, the noise contributed by clock jitter improves as the clock amplitude is increased. Hence, it is recommended to use large clock amplitude. Use clock amplitude greater than 1 Vpp to avoid performance degradation.

In addition, the clock buffer has programmable gain to amplify the input clock to support very low clock amplitude. The gain can be set by programming the register bits **<CLKIN GAIN>** (Table 15) and increases monotonically from Gain 0 to Gain 4 settings. Table 23 shows the minimum clock amplitude supported for each gain setting.

CLOCK BUFFER GAIN

Gain 0 (minimum gain)

Gain 1 (default gain)

Gain 2

Gain 3

Gain 4 (highest gain)

MINIMUM CLOCK AMPLITUDE SUPPORTED, mVpp differential

800

400

300

300

150

Table 23. Minimum Clock Amplitude across gains

# **POWER DOWN MODES**

The ADS622X has three power down modes – global power down, channel standby, and input clock stop.

#### **Global Power Down**

This is a global power down mode in which almost the entire chip is powered down, including the four ADCs, internal references, PLL and LVDS buffers. As a result, the total power dissipation falls to about 77 mW typical (with input clock running). This mode can be initiated by setting the register bit **<PDN GLOBAL>** (Table 14). The output data and clock buffers are in high impedance state.

The wake-up time from this mode to data becoming valid in normal mode is 100 µs.

# **Channel Standby**

In this mode, only the ADC of each channel is powered down and this helps to get very fast wake-up times. Each of the four ADCs can be powered down independently using the register bits **<PDN CH>** (Table 14). The output LVDS buffers remain powered up.

The wake-up time from this mode to data becoming valid in normal mode is 200 clock cycles.

# **Input Clock Stop**

The converter enters this mode:

- If the input clock frequency falls below 1 MSPS or
- If the input clock amplitude is less than 400 mV (pp, differential with default clock buffer gain setting) at any sampling frequency.

All ADCs and LVDS buffers are powered down and the power dissipation is about 235 mW. The wake-up time from this mode to data becoming valid in normal mode is  $100 \mu s$ .



# Table 24. Power Down Modes Summary (1)

POWER DOWN MODE	AVDD POWER (mW)	LVDD POWER (mW)	WAKE UP TIME
In power-up	782	208	_
Global power down	65	12	100 µs
1 Channel in standby		208	200 Clocks
2 Channels in standby		208	200 Clocks
Input clock stop			100 µs

<sup>(1)</sup> Sampling frequency = 125 MSPS.

# **POWER SUPPLY SEQUENCING**

During power-up, the AVDD and LVDD supplies can come up in any sequence. The two supplies are separated inside the device. Externally, they can be driven from separate supplies or from a single supply.



# **DIGITAL OUTPUT INTERFACE**

ADS622X offers several flexible output options making it easy to interface to an ASIC or an FPGA. Each of these options can be easily programmed using either parallel pins or the serial interface.

The output interface options are:

- 1-Wire, 1× frame clock, 12× and 14× serialization with DDR bit clock
- 2-Wire, 1× frame clock, 12× serialization, with DDR and SDR bit clock, byte wise/bit wise/word wise
- 2-Wire, 1× frame clock, 14× serialization, with SDR bit clock, byte wise/bit wise/word wise
- 2-Wire, (0.5 x) frame clock, 14× serialization, with DDR bit clock, byte wise/bit wise/word wise.

The maximum sampling frequency, bit clock frequency and output data rate will vary depending on the interface options selected (refer to Table 12).

Table 25. Maximum Recommended Sampling Frequency for Different Output Interface Options

	INTERFACE OPTIONS		MAXIMUM RECOMMENDED SAMPLING FREQUENCY, MSPS	BIT CLOCK FREQUENCY, MHZ	FRAME CLOCK FREQUENCY, MHZ	SERIAL DATA RATE, Mbps	
1-Wire	DDR Bit	12× Serialization	65	390	65	780	
1-00116	clock	14× Serialization	65	455	65	910	
2-Wire	DDR Bit	12× Serialization	125	375	125	750	
2-11116	clock	14× Serialization	125	437.5	62.5	875	
2-Wire	SDR Bit	12× Serialization	65	390	65	390	
2-VVIIE	clock	14× Serialization	65	455	65	455	

Each interface option is described in detail below.

# 1-WIRE INTERFACE - 12× AND 14× SERIALIZATION WITH DDR BIT CLOCK

Here the device outputs the data of each ADC serially on a single LVDS pair (1-wire). The data is available at the rising and falling edges of the bit clock (DDR bit clock). The ADC outputs a new word at the rising edge of every frame clock, starting with the MSB. Optionally, it can also be programmed to output the LSB first. The data rate is  $12 \times \text{sample frequency}$  ( $12 \times \text{serialization}$ ) and  $14 \times \text{sample frequency}$  ( $14 \times \text{serialization}$ ).

53






Figure 91. 1-Wire Interface

# 2-WIRE INTERFACE - 12× SERIALIZATION WITH DDR/SDR BIT CLOCK

The 2-wire interface is recommended for sampling frequencies above 65 MSPS. The device outputs the data of each ADC serially on two LVDS pairs (2-wire). The data rate is  $6 \times \text{Sample}$  frequency since 6 bits are sent on each wire every clock cycle. The data is available along with DDR bit clock or optionally with SDR bit clock. Each ADC sample is sent over the 2 wires as byte-wise or bit-wise or word-wise.






Figure 92. 2-Wire Interface 12× Serialization



#### 2-WIRE INTERFACE - 14× SERIALIZATION

In 14× serialization, two zero bits are padded to the 14-bit ADC data on the MSB side and the combined 14-bit data is serialized and output over two LVDS pairs. A frame clock at  $1 \times \text{sample}$  frequency is also available with an SDR bit clock. With DDR bit clock option, the frame clock frequency is  $0.5 \times \text{sample}$  frequency. The output data rate will be  $7 \times \text{Sample}$  frequency as 7 data bits are output every clock cycle on each wire. Each ADC sample is sent over the 2 wires as byte-wise or bit-wise or word-wise.

Using the 14× serialization makes it possible to upgrade to a 14-bit ADC in the 64xx family in the future seamlessly, without requiring any modification to the receiver capture logic design.






Figure 93. 2-Wire Interface 14× Serialization - SDR Bit Clock

57






Figure 94. 2-Wire Interface 14× Serialization – DDR Bit Clock



#### **OUTPUT BIT ORDER**

In the 2-wire interface, three types of bit order are supported - byte-wise, bit-wise and word-wise.

**Byte-wise:** Each sample is split across the 2 wires. Wires DA0 and DB0 carry the 6 LSB bits D5-D0 and wires DA1 and DB1 carry the 6 MSB bits.

**Bit-wise:** Each sample is split across the 2 wires. Wires DA0 and DB0 carry the 6 even bits (D0,D2,D4...) and wires DA1 and DB1 carry the 6 odd bits (D1,D3,D5...).

**Word-wise:** In this case, all bits of every sample are sent over a single wire. Successive samples are sent over the 2 wires. For example sample N is sent on wires DA0 and DB0, while sample N+1 is sent over wires DA1 and DB1. The frame clock frequency is 0.5x sampling frequency, with the rising edge aligned with the start of each word.

# **MSB/LSB FIRST**

By default after reset, the ADC data is output serially with the MSB first (D11,D10,...D1,D0). The data can be output LSB first also by programming the register bit **<MSB\_LSB\_First>**. In the 2-wire mode, the bit order in each wire is flipped in the LSB first mode.

#### **OUTPUT DATA FORMATS**

Two output data formats are supported – 2s complement (default after reset) and offset binary. They can be selected using the serial interface register bit **<DF>**. In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level. For a positive overdrive, the output code is 0xFFF in offset binary output format, and 0x7FF in 2s complement output format. For a negative input overdrive, the output code is 0x000 in offset binary output format and 0x800 in 2s complement output format.

#### LVDS CURRENT CONTROL

The default LVDS buffer current is 3.5 mA. With an external  $100-\Omega$  termination resistance, this develops  $\pm 350$ -mV logic levels at the receiver. The LVDS buffer currents can also be programmed to 2.5 mA, 3.0 mA and 4.5 mA using the register bits **<LVDS CURR>**. In addition, there exists a current double mode, where the LVDS nominal current is doubled (register bits **<CURR DOUBLE>**, Table 20).

# LVDS INTERNAL TERMINATION

An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. Five termination resistances are available – 166, 200, 250, 333, and 500  $\Omega$  (nominal with ±20% variation). Any combination of these terminations can be programmed; the effective termination will be the parallel combination of the selected resistances. The terminations can be programmed separately for the clock and data buffers (bits **<TERM CLK>** and **<TERM DATA>**, Table 21).

The internal termination helps to absorb any reflections from the receiver end, improving the signal integrity. This makes it possible to drive up to 10 pF of load capacitance, compared to only 5 pF without the internal termination. Figure 95 and Figure 96 show the eye diagram with 5 pF and 10 pF load capacitors (connected from each output pin to ground).

With  $100-\Omega$  internal and  $100-\Omega$  external termination, the voltage swing at the receiver end will be halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode (bits **<CURR DOUBLE>**, Table 20).






Figure 95. LVDS Data Eye Diagram with 5-pF Load Capacitance (No Internal Termination)




Figure 96. LVDS Data Eye Diagram with 10-pF Load Capacitance (100 Ω Internal Termination)

# **CAPTURE TEST PATTERNS**

ADS622X outputs the bit clock (DCLK), positioned nearly at the center of the data transitions. It is recommended to route the bit clock, frame clock and output data lines with minimum relative skew on the PCB. This ensures sufficient setup/hold times for a reliable capture by the receiver.

The DESKEW is a 1010... or 0101... pattern output on the serial data lines that can be used to verify if the receiver capture clock edge is positioned correctly. This may be useful in case there is some skew between DCLK and serial data inside the receiver. Once deserialized, it is required to ensure that the parallel data is aligned to the frame boundary. The SYNC test pattern can be used for this. For example, in the 1-wire interface, the SYNC pattern is 6 '1's followed by 6 '0's (from MSB to LSB). This information can be used by the receiver logic to shift the deserialized data till it matches the SYNC pattern.

In addition to DESKEW and SYNC, the ADS622X includes other test patterns to verify correctness of the capture by the receiver such as all zeros, all ones and toggle. These patterns are output on all four channel data lines simultaneously. Some patterns like custom and sync are affected by the type of interface selected, serialization and bit order.

**Table 26. Test Patterns** 

PATTERN	DESCRIPTION
All zeros	Outputs logic low.
All ones	Outputs logic high.
Toggle	Outputs toggle pattern – <d11-d0> alternates between 10101010101 and 010101010101 every clock cycle.</d11-d0>
Custom	Outputs a 12-bit custom pattern. The 12-bit custom pattern can be specified into two serial interface registers. In the 2-wire interface, each code is sent over the 2 wires depending on the serialization and bit order.
Sync	Outputs a sync pattern.
Deskew	Outputs deskew pattern. Either <d11-d0> = 101010101010 OR <d11-d0> = 0101010101010 every clock cycle.</d11-d0></d11-d0>

Table 27. SYNC Pattern

INTERFACE OPTION	SERIALIZATION	SYNC PATTERN ON EACH WIRE
1-Wire	12x	MSB-111111000000-LSB
1-vviie	14x	MSB-11111110000000-LSB
2-Wire	12x	MSB-111000-LSB
∠-vvire	14x	MSB-1111000-LSB



# **OUTPUT TIMINGS AT LOWER SAMPLING FREQUENCIES**

Setup, hold and other timing parameters are specified across sampling frequencies and for each type of output interface in the tables below.

Table 29 to Table 32: Typical values are at 25°C, min and max values are across the full temperature range  $T_{MIN} = -40^{\circ}\text{C}$  to  $T_{MAX} = 85^{\circ}\text{C}$ , AVDD = LVDD = 3.3 V,  $C_{L} = 5$  pF ,  $I_{O} = 3.5$  mA,  $R_{L} = 100~\Omega$  , no internal termination, unless otherwise noted.

Timing parameters are ensured by design and characterization and not tested in production.

Ts = 1/ Sampling frequency = 1/Fs

Table 28. Clock Propagation Delay and Serializer Latency for Different Interface Options

INTERFACE	SERIALIZATION	CLOCK PROPAGATION DELAY, t <sub>pd_clk</sub>	SERIALIZER LATENCY (1) clock cycles		
1-Wire with DDR bit clock	12x	$t_{pd\_clk} = 0.5xT_s + t_{delay}$			
1-Wife with DDR bit clock	DDR bit clock 12x	$t_{pd\_clk} = 0.428xT_s + t_{delay}$	0		
2-Wire with DDR bit clock	10v	$t_{pd\_clk} = t_{delay}$	1		
2-Wire with SDR bit clock	12X	$t_{pd\_clk} = 0.5xT_s + t_{delay}$	0		
2-Wire with DDR bit clock	14X	$t_{\text{pd\_clk}} = 0.857 \text{xT}_{\text{s}} + t_{\text{delay}}$	2 (when t <sub>pd_clk</sub> ≥ T <sub>s</sub> )		
	147		(when $t_{pd\_clk} < T_s$ )		
2-Wire with SDR bit clock		$t_{pd\_clk} = 0.428xT_s + t_{delay}$	0		

<sup>(1)</sup> Note that the total latency = ADC latency + serializer latency. The ADC latency is 12 clocks

# Table 29. Timings for 1-Wire Interface

			•	•						
SERIALIZATION	SAMPLING FREQUENCY	DATA SETUP TIME, t <sub>su</sub> ns			DATA HOLD TIME, t <sub>h</sub>			t <sub>delay</sub> ns		
	MSPS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
	65	0.4	0.6		0.5	0.7			F <sub>s</sub> ≥ 40 MSPS	
40.	40	0.8	1.0		0.9	1.1		3	4	5
12×	20	1.6	2.0		1.8	2.2		F <sub>s</sub> < 40 MSPS		
	10	3.5	4.0		3.5	4.2		3	4.5	6
	65	0.3	0.5		0.4	0.6			F <sub>s</sub> ≥ 40 MSPS	I
4.4.	40	0.65	0.85		0.7	0.9		3	4	5
14×	20	1.3	1.65		1.6	1.9		F <sub>s</sub> < 40 MSPS		
	10	3.2	3.5		3.2	3.6		3	4.5	6

Table 30. Timings for 2-Wire Interface, DDR Bit Clock

SERIALIZATION	SAMPLING FREQUENCY MSPS	DATA SETUP TIME, t <sub>su</sub> ns			DATA HOLD TIME, t <sub>h</sub>			t <sub>delay</sub> ns		
	WISFS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
	105	0.55	0.75		0.6	0.8			F <sub>s</sub> ≥ 45 MSPS	
	92	0.65	0.85		0.7	0.9		3.4	4.4	5.4
12×	80	0.8	1.0		0.8	1.05		3.4	4.4	5.4
	65	0.9	1.2		1.0	1.3		F <sub>s</sub> < 45 MSPS		
	40	1.7	2.0		1.1	2.1		3.7	5.2	6.7
	105	0.45	0.65		0.6	0.7			F <sub>s</sub> ≥ 45 MSPS	
	92	0.55	0.75		0.7	0.8		0	_	_
14×	80	0.65	0.85		0.8	0.9		3	4	5
	65	0.8	1.1		1.0	1.1		F <sub>s</sub> < 45 MSPS		
	40	1.4	1.7		1.1	1.9		3	4.5	6



# Table 31. Timings for 2-Wire Interface, SDR Bit Clock

SERIALIZATION	SAMPLING FREQUENCY MSPS	DATA SETUP TIME, t <sub>su</sub> ns			DATA HOLD TIME, t <sub>h</sub>			t <sub>delay</sub> ns		
	WISFS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
	65	1.0	1.2		1.1	1.3			F <sub>s</sub> ≥ 40 MSPS	
40.	40	1.8	2.0		1.9	2.1		3.4	4.4	5.4
12×	20	3.9	4.1		3.8	4.1		F <sub>s</sub> < 40 MSPS		
	10	8.2	8.4		7.8	8.2		3.7	5.2	6.7
	65	0.8	1.0		1.0	1.2			F <sub>s</sub> ≥ 40 MSPS	
4.45	40	1.5	1.7		1.6	1.8		3.4	4.4	5.4
14×	20	3.4	3.6		3.3	3.5		F <sub>s</sub> < 40 MSPS		
	10	6.9	7.2		6.6	6.9		3.7	5.2	6.7

# Table 32. Output Jitter (applies to all interface options)

SAMPLING FREQUENCY MSPS	BIT CL	OCK JITTER, CYC ps, peak-peak		FRAME CLOCK JITTER, CYCLE-CYCLE ps, peak-peak				
	MIN	TYP	MAX	MIN	TYP	MAX		
≥ 65		350			75			



# **BOARD DESIGN CONSIDERATIONS**

# Grounding

A single ground plane is sufficient to give optimum performance, provided the analog, digital and clock sections of the board are cleanly partitioned. Refer to the EVM User Guide (SLAU196) for more layout details.

# **Supply Decoupling**

As the ADS622X already includes internal decoupling, minimal external decoupling can be used without loss in performance. Note that the decoupling capacitors can help to filter external power supply noise, so the optimum number of decoupling capacitors would depend on actual application.

It is recommended to use separate supplies for the analog and digital supply pins to isolate digital switching noise from sensitive analog circuitry. In case only a single 3.3 V supply is available, it should be routed first to AVDD. It can then be tapped and isolated with a ferrite bead (or inductor) with decoupling capacitor, before being routed to LVDD.

# **Exposed Thermal Pad**

It is necessary to solder the exposed pad at the bottom of the package to a ground plane for best thermal performance. For detailed information, see application notes **QFN Layout Guidelines** (SLOA122A) and **QFN/SON PCB Attachment** (SLUA271A).

# **DEFINITION OF SPECIFICATIONS**

**Analog Bandwidth** – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

**Aperture Delay** – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

Aperture Uncertainty (Jitter) - The sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

**Maximum Conversion Rate** – The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate - The minimum sampling rate at which the ADC functions.

**Differential Nonlinearity (DNL)** – An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

**Integral Nonlinearity (INL)** – The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

**Gain Error** – The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range.

**Offset Error** – The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

**Temperature Drift** – The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree Celsius of the parameter from  $T_{MIN}$  to  $T_{MAX}$ . It is calculated by dividing the maximum deviation of the parameter across the  $T_{MIN}$  to  $T_{MAX}$  range by the difference  $T_{MAX}$ – $T_{MIN}$ .

**Signal-to-Noise Ratio** – SNR is the ratio of the power of the fundamental (PS) to the noise floor power (PN), excluding the power at DC and the first nine harmonics.

$$SNR = 10Log10 \frac{P_S}{P_N}$$
 (3)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

**Signal-to-Noise and Distortion (SINAD)** – SINAD is the ratio of the power of the fundamental ( $P_S$ ) to the power of all the other spectral components including noise ( $P_N$ ) and distortion ( $P_D$ ), but excluding dc.

$$SINAD = 10Log10 \frac{P_S}{PN + PD}$$
 (4)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

**Effective Number of Bits (ENOB)** – The ENOB is a measure of a converter's performance as compared to the theoretical limit based on quantization noise.

$$ENOB = \frac{SINAD - 1.76}{6.02}$$
 (5)

**Total Harmonic Distortion (THD)** – THD is the ratio of the power of the fundamental  $(P_S)$  to the power of the first nine harmonics (PD).

$$THD = 10Log10 \frac{P_S}{PD}$$
 (6)

THD is typically given in units of dBc (dB to carrier).



**Spurious-Free Dynamic Range (SFDR)** – The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

**Two-Tone Intermodulation Distortion** – IMD3 is the ratio of the power of the fundamental (at frequencies f1 and f2) to the power of the worst spectral component at either frequency 2f1–f2 or 2f2–f1. IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

**DC Power Supply Rejection Ratio (DC PSRR)** – The DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically given in units of mV/V.

AC Power Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If  $\Delta V$  sup is the change in supply voltage and  $\Delta V$  out is the resultant change of the ADC output code (referred to the input), then

$$PSRR = 20Log10 \frac{\Delta Vout}{\Delta Vsup}, \text{ expressed in dBc}$$
(7)

**Voltage Overload Recovery** – The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This is tested by separately applying a sine wave signal with 6dB positive and negative overload. The deviation of the first few samples after the overload (from their expected values) is noted.

**Common Mode Rejection Ratio (CMRR)** – CMRR is the measure of rejection of variations in the analog input common-mode by the ADC. If  $\Delta V$ cm\_in is the change in the common-mode voltage of the input pins and  $\Delta V$ out is the resultant change of the ADC output code (referred to the input), then

$$CMRR = 20Log10 \frac{\Delta Vout}{\Delta Vcm\_in}, \text{ expressed in dBc}$$
(8)

Cross-Talk (only for multi-channel ADC)— This is a measure of the internal coupling of a signal from adjacent channel into the channel of interest. It is specified separately for coupling from the immediate neighbouring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually measured by applying a full-scale signal in the adjacent channel. Cross-talk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. It is typically expressed in dBc.



# PACKAGE OPTION ADDENDUM

www.ti.com 22-Mar-2010

# **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ADS6222IRGZ25	PREVIEW	VQFN	RGZ	48	25	TBD	Call TI	Call TI
ADS6222IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6222IRGZRG4	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6222IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6222IRGZTG4	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6223IRGZ25	ACTIVE	VQFN	RGZ	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6223IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6223IRGZRG4	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6223IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6223IRGZTG4	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6224IRGZ25	PREVIEW	VQFN	RGZ	48	25	TBD	Call TI	Call TI
ADS6224IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6224IRGZRG4	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6224IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6224IRGZTG4	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6225IRGZ25	PREVIEW	VQFN	RGZ	48	25	TBD	Call TI	Call TI
ADS6225IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6225IRGZRG4	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6225IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS6225IRGZTG4	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

www.ti.com 22-Mar-2010

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 8-Dec-2009

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO Cavity A0

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS6222IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS6222IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS6223IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS6223IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS6224IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS6224IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS6225IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS6225IRGZT	VQFN	RGZ	48	250	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2




www.ti.com 8-Dec-2009



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS6222IRGZR	VQFN	RGZ	48	2500	333.2	345.9	28.6
ADS6222IRGZT	VQFN	RGZ	48	250	333.2	345.9	28.6
ADS6223IRGZR	VQFN	RGZ	48	2500	333.2	345.9	28.6
ADS6223IRGZT	VQFN	RGZ	48	250	333.2	345.9	28.6
ADS6224IRGZR	VQFN	RGZ	48	2500	333.2	345.9	28.6
ADS6224IRGZT	VQFN	RGZ	48	250	333.2	345.9	28.6
ADS6225IRGZR	VQFN	RGZ	48	2500	333.2	345.9	28.6
ADS6225IRGZT	VQFN	RGZ	48	250	333.2	345.9	28.6



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

    See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Applications** Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com **Energy** www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

