

## Features

- Integrated SRAM, real-time clock, CPU supervisor, crystal, power-fail circuit, and battery
- Real-Time Clock counts hundredths of seconds through years in BCD format
- ► RAM-like clock access
- Compatible with industrystandard 8K x 8 SRAMs
- Unlimited write cycles
- 10-year minimum data retention and clock operation in the absence of power
- Automatic power-fail chip deselect and write-protection
- Watchdog timer, power-on reset, alarm/periodic interrupt, powerfail and battery-low warning
- ► Automatic leap year adjustment
- Software clock calibration for greater than ±1 minute per month accuracy

## General Description

**RTC Module With 8Kx8 NVSRAM** 

The bq4822Y RTC Module is a nonvolatile 65,536-bit SRAM organized as 8192 words by 8 bits with an integral real-time clock and CPU supervisor. The CPU supervisor provides a programmable watchdog timer and a microprocessor reset. Other features include an alarm, power-fail and periodic interrupt, and a battery low warning.

The device combines an internal lithium battery, quartz crystal, clock and power-fail chip, and a full CMOS SRAM in a plastic 28-pin DIP module. The RTC Module directly replaces industry-standard SRAMs and also fits into many EPROM and EEPROM sockets without any requirement for special write timing or limitations on the number of write cycles. Registers for the real-time clock, alarm and other special functions are located in registers 1FF0h-1FFFh of the memory array.

The clock and alarm registers are dual-port read/write SRAM locations that are updated once per second by a clock control circuit from the internal clock counters. The dual-port registers allow clock updates to occur without interrupting normal access to the rest of the SRAM array.

The bq4822Y also contains a powerfail-detect circuit. The circuit deselects the device whenever  $V_{CC}$  falls below tolerance, providing a high degree of data security. The battery is electrically isolated when shipped from the factory to provide maximum battery capacity. The battery remains disconnected until the first application of  $V_{CC}$ .

## **Pin Connections**

RST C A12 C A7 C A7 C A5 C A4 C A3 C A3 C A3 C A1 C A0 C DQ0 C DQ1 C DQ2 C VSS C	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16 15	$ V_{CC} $ $ WE $ $ INT $ $ A_8 $ $ A_9 $ $ A_{11} $ $ \overline{OE} $ $ DQ_7 $ $ DQ_6 $ $ DQ_5 $ $ DQ_4 $ $ DQ_3 $
	28-Pin DIP M		
May 1997			

### **Pin Names**

A0-A12	Address input
CE	Chip enable
RST	Microprocessor reset
WE	Write enable
$\overline{\text{OE}}$	Output enable
DQ0-DQ7	Data in/data out
INT	Programmable interrupt

V<sub>CC</sub> +5 volts

V<sub>SS</sub> Ground

## **Functional Description**

Figure 1 is a block diagram of the bq4822Y. The following sections describe the bq4822Y functional operation,

including memory and clock interface, data-retention modes, power-on reset timing, watchdog timer activation, and interrupt generation.




Figure 1. Block Diagram

## **Truth Table**

V <sub>cc</sub>	CE	ŌĒ	WE	Mode	DQ	Power
< V <sub>CC</sub> (max.)	$V_{\mathrm{IH}}$	Х	Х	Deselect	High Z	Standby
	VIL	Х	VIL	Write	D <sub>IN</sub>	Active
> V <sub>CC</sub> (min.)	VIL	VIL	VIH	Read	DOUT	Active
	VIL	VIH	V <sub>IH</sub>	Read	High Z	Active
$< V_{PFD}$ (min.) $> V_{SO}$	Х	Х	Х	Deselect	High Z	CMOS standby
$\leq V_{SO}$	Х	Х	Х	Deselect	High Z	Battery-backup mode

May 1997

### Address Map

The bq4822Y provides 16 bytes of clock and control status registers and 8,176 bytes of storage RAM.

Figure 2 illustrates the address map for the bq4822Y. Table 1 is a map of the bq4822Y registers, and Table 2 describes the register bits.

### **Memory Interface**

#### **Read Mode**

The bq4822Y is in read mode whenever  $\overline{OE}$  (output enable) is low and  $\overline{CE}$  (chip enable) is low. The device architecture allows ripple-through access of data from eight of 65,536 locations in the static storage array. Thus, the unique address specified by the 13 address inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data is available at the data I/O pins within t\_{AA} (address access time) after the last address input signal is stable, providing that the  $\overline{CE}$  and  $\overline{OE}$  (output enable) access times are also satisfied. If the  $\overline{CE}$  and  $\overline{OE}$  after the latter of chip enable access time (t\_{ACE}) or output enable access time (t\_{OE}).

 $\overline{\rm CE}$  and  $\overline{\rm OE}$  control the state of the eight three–state data I/O signals. If the outputs are activated before  $t_{AA}$ , the data lines are driven to an indeterminate state until  $t_{AA}$ . If the address inputs are changed while  $\overline{\rm CE}$  and  $\overline{\rm OE}$  remain low, output data remains valid for  $t_{OH}$  (output data hold time), but goes indeterminate until the next address access.

#### Write Mode

The bq4822Y is in write mode whenever  $\overline{WE}$  and  $\overline{CE}$  are active. The start of a write is referenced from the latter-occurring falling edge of  $\overline{WE}$  or  $\overline{CE}$ . A write is terminated by the earlier rising edge of  $\overline{WE}$  or  $\overline{CE}$ . The addresses must be held valid throughout the cycle.  $\overline{CE}$  or  $\overline{WE}$  must return high for a minimum of  $t_{WR2}$  from  $\overline{CE}$  or  $t_{WR1}$  from  $\overline{WE}$  prior to the initiation of another read or write cycle.

Data-in must be valid  $t_{DW}$  prior to the end of write and remain valid for  $t_{DH1}$  or  $t_{DH2}$  afterward.  $\overline{OE}$  should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{CE}$  and  $\overline{OE}$ , a low on  $\overline{WE}$  disables the outputs  $t_{WZ}$  after  $\overline{WE}$  falls.




Figure 2. Address Map

May 1997

#### **Data-Retention Mode**

With valid  $V_{CC}$  applied, the bq4822Y operates as a conventional static RAM. Should the supply voltage decay, the RAM automatically power-fail deselects, write-protecting itself  $t_{WPT}$  after  $V_{CC}$  falls below  $V_{PFD}$ . All outputs become high impedance, and all inputs are treated as "don't care."

If power-fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within time  $t_{WPT}$ , write-protection takes place. When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal energy source, which preserves data.

The internal coin cell maintains data in the bq4822Y after the initial application of  $V_{CC}$  for an accumulated period of at least 10 years when  $V_{CC}$  is less than  $V_{SO}$ . As system power returns and Vcc rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write-protection continues for t<sub>CER</sub> after  $V_{CC}$  reaches  $V_{PFD}$  to allow for processor stabilization. After t<sub>CER</sub>, normal RAM operation can resume.

### **Clock Interface**

### **Reading the Clock**

The interface to the clock and control registers of the bq4822Y is the same as that for the general-purpose storage memory. Once every second, the user-accessible clock/calendar locations are updated simultaneously from the internal real time counters. To prevent reading data in transition, updates to the bq4822Y clock registers should be halted. Updating is halted by setting the read bit D6 of the control register to 1. As long as the read bit is 1, updates to user-accessible clock locations are inhibited. Once the frozen clock information is retrieved by reading the appropriate clock memory locations, the read bit should be reset to 0 in order to allow updates to occur from the internal counters. Because the internal counters are not halted by setting the read bit, reading the clock locations has no effect on clock accuracy. Once the read bit is reset to 0, within one second the internal registers update the user-accessible registers with the correct time. A halt command issued during a clock update allows the update to occur before freezing the data.

Address	D7	D6	D5	D4	D3	D2	D1	D0	Range (h)	Register
1FFF		10 Y	/ears			Yea	ır		00–99	Year
1FFE	Х	X	Х	10 Month		Mon	th		01-12	Month
1FFD	Х	X	10	Date		Dat	e		01-31	Date
1FFC	Х	FTE	Х	Х	Х		Day		01-07	Days
1FFB	Х	X	10 H	Hours		Hou	rs		00-23	Hours
1FFA	Х	1	0 Minut	es		Minu	tes		00-59	Minutes
1FF9	OSC	1	0 Second	ls		Seco	nds		00-59	Seconds
1FF8	W	R	S		Cal	libration			00-31	Control
1FF7	WDS	BM4	BM3	BM2	BM1	BM0	WD1	WD0		Watchdog
1FF6	AIE	PWRIE	ABE	PIE	RS3	RS2	RS1	RS0		Interrupts
1FF5	ALM3	X	10-dat	e alarm		Alarm	date		01-31	Alarm date
1FF4	ALM2	X	10-hou	ır alarm		Alarm	hours		00-23	Alarm hours
1FF3	ALM1	Alar	rm 10 mi	nutes		Alarm m	inutes		00-59	Alarm minutes
1FF2	ALM0	Ala	rm 10 sec	conds	Alarm seconds				00-59	Alarm seconds
1FF1		0.1 se	econds		0.01 seconds				00–99	0.1/0.01 seconds
1FF0	WDF	AF	PWRF	BLF	PF	X	Х	X		Flags

Table 1. bq4822Y Clock and Control Register Map

Notes:X = Unused bits; can be written and read.<br/>Clock/Calendar data in 24-hour BCD format.<br/>BLF = 1 for low battery.<br/>OSC = 1 stops the clock oscillator.<br/>Interrupt enables are cleared on power-up.

May 1997

### Table 2. Clock and Control Register Bits

Bits	Description
ABE	Alarm interrupt enable in battery-backup mode
AF	Alarm interrupt flag
AIE	Alarm interrupt enable
ALM0-ALM3	Alarm repeat rate
BLF	Battery-low flag
BM0-BM4	Watchdog multiplier
FTE	Frequency test mode enable
OSC	Oscillator stop
PF	Periodic interrupt flag
PIE	Periodic interrupt enable
PWRF	Power-fail interrupt flag
PWRIE	Power-fail interrupt enable
R	Read clock enable
RS0-RS3	Periodic interrupt rate
S	Calibration sign
W	Write clock enable
WD0-WD1	Watchdog resolution
WDF	Watchdog flag
WDS	Watchdog steering

### Setting the Clock

Bit D7 of the control register is the write bit. Like the read bit, the write bit when set to a 1 halts updates to the clock/calendar memory locations. Once frozen, the locations can be written with the desired information in 24-hour BCD format. Resetting the write bit to 0 causes the written values to be transferred to the internal clock counters and allows updates to the user-accessible registers to resume within one second.

### Stopping and Starting the Clock Oscillator

The OSC bit in the seconds register turns the clock on or off. If the bq4822Y is to spend a significant period of time in storage, the clock oscillator can be turned off to preserve battery capacity. OSC set to 1 stops the clock oscillator. When OSC is reset to 0, the clock oscillator is turned on and clock updates to user-accessible memory locations occur within one second.

The OSC bit is set to 1 when shipped from the Benchmarq factory.

### **Calibrating the Clock**

The bq4822Y real-time clock is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The quartz crystal is contained within the bq4822Y package along with the battery. The clock accuracy of the bq4822Y module is tested to be within 20ppm or about 1 minute per month at 25°C. The oscillation rates of crystals change with temperature as Figure 3 shows. To compensate for the frequency shift, the bq4822Y offers onboard software clock calibration. The user can adjust the calibration based on the typical operating temperature of individual applications.

The software calibration bits are located in the control register. Bits D0–D4 control the magnitude of correction, and bit D5 the direction (positive or negative) of correction. Assuming that the oscillator is running at exactly 32,786 Hz, each calibration step of D0–D4 adjusts the clock rate by  $\pm 4.068$  ppm ( $\pm 10.7$  seconds per month) or  $\pm 2.034$  ppm ( $\pm 5.35$  seconds per month) depending on the value of the sign bit D5. When the sign bit is 1, positive adjustment occurs; a 0 activates negative adjustment. The total range of clock calibration is  $\pm 5.5$  or  $\pm 2.75$  minutes per month.

Two methods can be used to ascertain how much calibration a given bq4822Y may require in a system. The first involves simply setting the clock, letting it run for a month, and then comparing the time to an accurate known reference like WWV radio broadcasts. Based on the variation to the standard, the end user can adjust the clock to match the system's environment even after the product is packaged in a non-serviceable enclosure. The only requirement is a utility that allows the end user to access the calibration bits in the control register.




Figure 3. Frequency Error

May 1997

The second approach uses a bq4822Y test mode. When the frequency test mode enable bit FTE in the days register is set to a 1, and the oscillator is running at exactly 32,768 Hz, the LSB of the seconds register toggles at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz indicates a (1E6\*0.01024)/512 or +20 ppm oscillator frequency error, requiring ten steps of negative calibration (10\*-2.034 or -20.34) or 001010 to be loaded into the calibration byte for correction. To read the test frequency, the bq4822Y must be selected and held in an extended read of the seconds register, location 1FF9, without having the read bit set. The frequency appears on DQ0. The FTE bit must be set using the write bit control. The FTE bit must be reset to 0 for normal clock operation to resume.

### **Power-On Reset**

<u>The bq4822Y</u> provides a power-on reset, which pulls the RST pin low on power-down and remains low on power-up for  $t_{CER}$  after V<sub>CC</sub> passes V**PFD**.

## Watchdog Timer

The watchdog circuit monitors the microprocessor's activity. If the processor does not reset the watchdog timer within the programmed time-out period, the circuit asserts the INT or RST pin. The watchdog timer is activated by writing the desired time-out period into the eight-bit watchdog register described in Table 3 (device address 1FF7). The five bits (BM4–BM0) store a binary multiplier, and the two lower-order bits (WD1–WD0) select the resolution, where  $00 = \frac{1}{16}$  second,  $01 = \frac{1}{4}$  second, 10 = 1 second, and 11 = 4 seconds.

The time-out period is the multiplication of the five-bit multiplier with the two-bit resolution. For example, writing 00011 in BM4–BM0 and 10 in WD1–WD0 results in a total time-out setting of 3 x 1 or 3 seconds. A multiplier of zero disables the watchdog circuit. Bit 7 of the watchdog register (WDS) is the watchdog steering bit. When WDS is set to a 1 and a time-out occurs, the watchdog asserts a reset pulse for t<sub>CER</sub> on the RST pin. During the reset pulse, the watchdog register is cleared to all zeros disabling the watchdog. When WDS is set to a 0, the watchdog asserts the INT pin on a time-out. The INT pin remains low until the watchdog is reset by the microprocessor or a power failure occurs. Addition-

ally, when the watchdog times out, the watchdog flag bit (WDF) in the flags register, location 1FF0, is set.

To reset the watchdog timer, the microprocessor must write to the watchdog register. After being reset by a write, the watchdog time-out period starts over. As a precaution, the watchdog circuit is disabled on a power failure. The user must, therefore, set the watchdog at boot-up for activation.

### Interrupts

The bq4822Y allows four individually selected interrupt events to generate an interrupt request on the  $\overline{INT}$  pin. These four interrupt events are:

- The watchdog timer interrupt, programmable to occur according to the time-out period and conditions described in the watchdog timer section.
- The periodic interrupt, programmable to occur once every 122µs to 500ms.
- The alarm interrupt, programmable to occur once per second to once per month.
- The power-fail interrupt, which can be enabled to be asserted when the bq4822Y detects a power failure.

The periodic, alarm, and power-fail interrupts are enabled by an individual interrupt-enable bit in register 1FF6, the interrupts register. When an event occurs, its event flag bit in the flags register, location 1FF0, is set. If the corresponding event enable bit is also set, then an interrupt request is generated. Reading the flags register clears all flag bits and makes INT high impedance. To reset the flag register, the bq4822Y addresses must be held stable at location 1FF0 for at least 50ns to avoid inadvertent resets.

#### **Periodic Interrupt**

Bits RS3–RS0 in the interrupts register program the rate for the periodic interrupt. The user can interpret the interrupt in two ways: either by polling the flags register for PF assertion or by setting PIE so that INT goes active when the bq4822Y sets the periodic flag. Reading the flags register resets the PF bit and returns INT to the high-impedance state. Table 4 shows the periodic rates.

#### Table 3. Watchdog Register Bits

MSB		Bits								
7	6	5	4	3	2	1	0			
WDS	BM4	BM3	BM2	BM1	BM0	WD1	WD0			
							May 1997			

RS3	RS2	RS1	RS0	Interrupt Rate
0	0	0	0	None
0	0	0	1	10ms
0	0	1	0	100ms
0	0	1	1	122.07µs
0	1	0	0	244.14µs
0	1	0	1	488.281µs
0	1	1	0	976.5625
0	1	1	1	1.953125ms
1	0	0	0	3.90625ms
1	0	0	1	7.8125ms
1	0	1	0	15.625ms
1	0	1	1	31.25ms
1	1	0	0	62.5ms
1	1	0	1	125ms
1	1	1	0	250ms
1	1	1	1	500ms

### **Table 4. Periodic Rates**

#### Alarm Interrupt

Registers 1FF5–1FF2 program the real-time clock alarm. During each update cycle, the bq4822Y compares the date, hours, minutes, and seconds in the clock registers with the corresponding alarm registers. If a match between all the corresponding bytes is found, the alarm flag AF in the flags register is set. If the alarm interrupt is enabled with AIE, an interrupt request is generated on  $\overline{INT}$ . The alarm condition is cleared by a read to the flags register. ALM3–ALM0 puts the alarm into a periodic mode of operation. Table 5 describes the selectable rates.

May 1997

(A		requency arm Registers)

ALM3	ALM2	ALM1	ALM0	Alarm Frequency
1	1	1	1	Once per second
1	1	1	0	Once per minute when seconds match
1	1	0	0	Once per hour when minutes, and seconds match
1	0	0	0	Once per day when hours, minutes, and seconds match
0	0	0	0	When date, hours, minutes, and seconds match

The alarm interrupt can be made active while the bq4822Y is in the battery-backup mode by setting ABE in the interrupts register. Normally, the  $\overline{INT}$  pin tristates during battery backup. With ABE set, however,  $\overline{INT}$  is driven low if an alarm condition occurs and the AIE bit is set. Because the AIE bit is reset during power-on reset updates only the flags register. The user can read the flags register during bower-on reset.

#### **Power-Fail Interrupt**

When  $V_{CC}$  falls to the power-fail-detect point, the power-fail flag PWRF is set. If the <u>power-fail</u> interrupt enable bit (PWRIE) is also set, then <u>INT</u> is asserted low. The power-fail interrupt occurs t<sub>WPT</sub> before the bq4822Y generates a reset and deselects. The PWRIE bit is cleared on power-up.

#### **Battery-Low Warning**

The bq4822Y checks the internal battery on power-up. If the battery voltage is below 2.2V, the battery-low flag BLF in the flags register is set to a 1 indicating that clock and RAM data may be invalid.

Symbol	Parameter	Value	Unit	Conditions
V <sub>CC</sub>	DC voltage applied on $V_{CC}$ relative to $V_{SS}$	-0.3 to 7.0	V	
VT	DC voltage applied on any pin excluding $V_{CC}$ relative to $V_{SS}$	-0.3 to 7.0	V	$V_T\!\leq\!V_{CC}+0.3$
TOPR	Operating temperature	0 to +70	°C	
T <sub>STG</sub>	Storage temperature (V $_{CC}$ off; oscillator off)	-40 to +70	°C	
T <sub>BIAS</sub>	Temperature under bias	-10 to +70	°C	
T <sub>SOLDER</sub>	Soldering temperature	+260	°C	For 10 seconds

## **Absolute Maximum Ratings**

**Note:** Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

## **Recommended DC Operating Conditions (TA = TOPR)**

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V	
V <sub>SS</sub>	Supply voltage	0	0	0	V	
VIL	Input low voltage	-0.3	-	0.8	V	
VIH	Input high voltage	2.2	-	V <sub>CC</sub> + 0.3	V	

**Note:** Typical values indicate operation at  $T_A = 25$  °C.

May 1997

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
I <sub>LI</sub>	Input leakage current	-	-	± 1	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output leakage current	-	-	± 1	μΑ	$\label{eq:expectation} \overline{\underline{CE}} = V_{IH} \mbox{ or } \overline{OE} = V_{IH} \mbox{ or } \overline{WE} = V_{IL}$
Voh	Output high voltage	2.4	-	-	V	I <sub>OH</sub> = -1.0 mA
Vol	Output low voltage	-	-	0.4	V	$I_{OL} = 2.1 \text{ mA}$
I <sub>OD</sub>	$\overline{\text{RST}}$ , $\overline{\text{INT}}$ sink current	10	-	-	mA	$V_{OL} = 0.4 V$
I <sub>SB1</sub>	Standby supply current	-	3	6	mA	$\overline{CE} = V_{IH}$
I <sub>SB2</sub>	Standby supply current	-	2	4	mA	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{CC} - 0.2V, \\ 0V &\leq V_{IN} \leq \ 0.2V, \\ \text{or} \ V_{IN} \geq V_{CC} - 0.2V \end{split}$
I <sub>CC</sub>	Operating supply current	-	55	75	mA	$\frac{Min. cycle, duty = 100\%,}{\overline{CE} = V_{IL}, I_{I/O} = 0mA}$
V <sub>PFD</sub>	Power-fail-detect voltage	4.30	4.37	4.50	V	
Vso	Supply switch-over voltage	-	3	-	V	

## **DC Electrical Characteristics** (TA = TOPR, VCCMIN ≤ VCC ≤ VCCMAX)

Notes:  $\frac{Typical value}{RST}$  indicate operation at  $T_A = 25$  °C,  $V_{CC} = 5V$ .


## **Capacitance** (T<sub>A</sub> = 25°C, F = 1MHz, V<sub>CC</sub> = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
C <sub>I/O</sub>	Input/output capacitance	-	-	10	pF	Output voltage = 0V
C <sub>IN</sub>	Input capacitance	-	-	10	pF	Input voltage = 0V

**Note:** These parameters are sampled and not 100% tested.

## **AC Test Conditions**

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5 ns
Input and output timing reference levels	1.5 V (unless otherwise specified)
Output load (including scope and jig)	See Figures 4 and 5









Figure 5. Output Load B

## $\label{eq:read} \textit{Read Cycle} ~~ (\texttt{T}_{A} \texttt{=} ~\texttt{T}_{OPR}, \texttt{V}_{CCMIN} ~ {} \leq \texttt{V}_{CC} \leq \texttt{V}_{CCMAX})$

		-70			
Symbol	Parameter	Min.	Max.	Unit	Conditions
t <sub>RC</sub>	Read cycle time	70	-	ns	
t <sub>AA</sub>	Address access time	-	70	ns	Output load A
t <sub>ACE</sub>	Chip enable access time	-	70	ns	Output load A
t <sub>OE</sub>	Output enable to output valid	-	35	ns	Output load A
t <sub>CLZ</sub>	Chip enable to output in low Z	5	-	ns	Output load B
tolz	Output enable to output in low Z	5	-	ns	Output load B
t <sub>CHZ</sub>	Chip disable to output in high Z	0	25	ns	Output load B
tonz	Output disable to output in high Z	0	25	ns	Output load B
toн	Output hold from address change	10	-	ns	Output load A

May 1997



		-70			
Symbol	Parameter	Min.	Max.	Units	Conditions/Notes
twc	Write cycle time	70	-	ns	
t <sub>CW</sub>	Chip enable to end of write	55	-	ns	(1)
t <sub>AW</sub>	Address valid to end of write	60	-	ns	(1)
t <sub>AS</sub>	Address setup time	0	-	ns	Measured from address valid to be- ginning of write. (2)
t <sub>WP</sub>	Write pulse width	50	-	ns	Measured from beginning of write to end of write. (1)
t <sub>WR1</sub>	Write recovery time (write cycle 1)	0	-	ns	Measured from $\overline{\text{WE}}$ going high to end of write cycle. (3)
t <sub>WR2</sub>	Write recovery time (write cycle 2)	0	-	ns	Measured from $\overline{\text{CE}}$ going high to end of write cycle. (3)
t <sub>DW</sub>	Data valid to end of write	30	-	ns	Measured to first low-to-high transition of either $\overrightarrow{\text{CE}}$ or $\overrightarrow{\text{WE}}$ .
t <sub>DH1</sub>	Data hold time (write cycle 1)	5	-	ns	Measured from $\overline{\rm WE}$ going high to end of write cycle. (4)
t <sub>DH2</sub>	Data hold time (write cycle 2)	5	-	ns	Measured from $\overline{CE}$ going high to end of write cycle. (4)
t <sub>WZ</sub>	Write enabled to output in high Z	0	25	ns	I/O pins are in output state. (5)
tow	Output active from end of write	5	-	ns	I/O pins are in output state. (5)

## Write Cycle (TA =TOPR , VCCMIN $\leq$ VCC $\leq$ VCCMAX)

Notes:


1. A write ends at the earlier transition of  $\overline{CE}$  going high and  $\overline{WE}$  going high.

2. A write occurs during the overlap of a low  $\overline{CE}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CE}$  going low and  $\overline{WE}$  going low.

3. Either  $t_{WR1}$  or  $t_{WR2}$  must be met.


- 4. Either t<sub>DH1</sub> or t<sub>DH2</sub> must be met.
- 5. If  $\overline{\rm CE}$  goes low simultaneously with  $\overline{\rm WE}$  going low or after  $\overline{\rm WE}$  going low, the outputs remain in high-impedance state.

TD482204.eps



Write Cycle No. 1 ( $\overline{\text{WE}}$ -Controlled) <sup>1,2,3</sup>

Write Cycle No. 2 ( $\overline{\text{CE}}$ -Controlled) <sup>1,2,3,4,5</sup>



Notes:

1.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be high during address transition.

- 2. Because I/O may be active ( $\overline{\text{OE}}$  low) during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If  $\overline{OE}$  is high, the I/O pins remain in a state of high impedance.
- 4. Either t<sub>WR1</sub> or t<sub>WR2</sub> must be met.
- 5. Either t<sub>DH1</sub> or t<sub>DH2</sub> must be met.

May 1997

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
t <sub>PF</sub>	V <sub>CC</sub> slew, 4.50 to 4.20 V	300	-	-	μs	
t <sub>FS</sub>	$V_{CC}$ slew, 4.20 to $V_{SO}$	10	-	-	μs	
t <sub>PU</sub>	$V_{CC}$ slew, $V_{SO}$ to $V_{PFD}$ (max.)	0	-	-	μs	
t <sub>CER</sub>	Chip enable recovery time	40	100	200	ms	Time during which SRAM is write-protected after $V_{CC}$ passes $V_{FPD}$ on power-up.
t <sub>DR</sub>	Data-retention time in absence of $V_{CC}$	10	-	-	years	$T_{\rm A} = 25^{\circ}{\rm C.}$ (2)
t <sub>WPT</sub>	Write-protect time	40	100	160	μs	$\begin{array}{l} \mbox{Delay after } V_{CC} \mbox{ slews down} \\ \mbox{past } V_{PFD} \mbox{ before SRAM is} \\ \mbox{write-protected.} \end{array}$


## Power-Down/Power-Up Cycle (TA = TOPR)

**Notes:** 1. Typical values indicate operation at  $T_A = 25$  °C,  $V_{CC} = 5$ V.

2. Battery is disconnected from circuit until after  $V_{CC}$  is applied for the first time.  $t_{DR}$  is the accumulated time in absence of power beginning when power is first applied to the device.

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

## Power-Down/Power-Up Timing




**Notes:** 1. PWRIE is set to "1" to enable power fail interrupt.

2. RST and INT are open drain and require an external pull-up resistor.

May 1997


## MA: 28-Pin A-Type Module



	Inc	hes	Millimeters			
Dimension	Min.	Max.	Min.	Max.		
А	0.365	0.375	9.27	9.53		
A1	0.015	-	0.38	-		
В	0.017	0.023	0.43	0.58		
С	0.008	0.013	0.20	0.33		
D	1.470	1.500	37.34	38.10		
Е	0.710	0.740	18.03	18.80		
e	0.590	0.630	14.99	16.00		
G	0.090	0.110	2.29	2.79		
L	0.120	0.150	3.05	3.81		
S	0.075	0.110	1.91	2.79		

### 28-Pin MA (A-Type Module)

**Ordering Information** 





www.ti.com

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing		ickage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
BQ4822YMA-70	ACTIVE	DIP MOD ULE	MA	28	14	Pb-Free (RoHS)	Call TI	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MPDI061 - MAY 2001

### PLASTIC DUAL-IN-LINE

MA (R-PDIP-T\*\*) 28 PINS SHOWN



NOTES: A. All linear dimensions are in inches (mm). B. This drawing is subject to change without notice.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated