- Function, Pinout, and Drive Compatible With FCT, F, and AM29841 Logic
- Reduced $\mathrm{V}_{\mathrm{OH}}$ (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- Ioff Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- Fully Compatible With TTL Input and Output Logic Levels
- High-Speed Parallel Latches
- Buffered Common Latch-Enable Input
- 3-State Outputs
- CY54FCT841T
- 32-mA Output Sink Current
- 12-mA Output Source Current
- CY74FCT841T
- 64-mA Output Sink Current
- 32-mA Output Source Current


## description

The 'FCT841T bus-interface latches are designed to eliminate additional packages required to buffer existing latches and provide additional data width for wider address/data paths or buses carrying parity. The 'FCT841T devices are buffered 10 -bit-wide versions of the FCT373 function.

The 'FCT841T devices' high-performance interface is designed for high-capacitance-load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.
These devices are fully specified for partial-power-down applications using $\mathrm{I}_{\text {off. }}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

| PIN DESCRIPTION |  |  |
| :---: | :---: | :--- |
| NAME | I/O | DESCRIPTION |
| D | I | Latch data inputs |
| LE | I | Latch-enable input. The latches are transparent when LE is high. <br> Input data is latched on the high-to-low transition. |
| Y | O | 3-state latch outputs |
| $\overline{\mathrm{OE}}$ | I | Output-enable control. When $\overline{\mathrm{OE}}$ is low, the outputs are enabled. <br> When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance (off) state. |

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ORDERING INFORMATION

| $\mathrm{T}_{\mathrm{A}}$ | PACKAGE $\dagger$ |  | SPEED (ns) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QSOP - Q | Tape and reel | 5.5 | CY74FCT841CTQCT | FCT841C |
|  | SOIC - SO | Tube | 5.5 | CY74FCT841CTSOC | FCT841C |
|  |  | Tape and reel | 5.5 | CY74FCT841CTSOCT |  |
|  | DIP - P | Tube | 6.5 | CY74FCT841BTPC | CY74FCT841BTPC |
|  | SOIC - SO | Tube | 9 | CY74FCT841ATSOC | FCT841A |
|  |  | Tape and reel | 9 | CY74FCT841ATSOCT |  |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP - D | Tube | 10 | CY54FCT841ATDMB |  |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

| INPUTS |  |  |  | INTERNAL <br> OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION |  |  |  |  |  |
|  | LE | D | O | Y |  |
| H | X | X | X | Z |  |
| H | H | L | L | Z | Z |
| H | H | H | H | Z |  |
| H | L | X | NC | Z | Latched (Z) |
| L | H | L | L | L | Transparent |
| L | H | H | H | H |  |
| L | L | X | NC | NC | Latched |

$\mathrm{H}=$ High logic level, $\mathrm{L}=$ Low logic level, $\mathrm{X}=$ Don't care,
NC = No change, $Z=$ High-impedance state

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range to ground potential | -0.5 V to 7 V |
| :---: | :---: |
| DC input voltage range | -0.5 V to 7 V |
| DC output voltage range | -0.5 V to 7 V |
| DC output current (maximum sink current/pin) | 120 mA |
| Package thermal impedance, $\theta_{\text {JA }}$ (see Note 1): P package | $67^{\circ} \mathrm{C} / \mathrm{W}$ |
| (see Note 2): Q package | $61^{\circ} \mathrm{C} / \mathrm{W}$ |
| (see Note 2): SO package | $46^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ambient temperature range with power applied, $\mathrm{T}_{\mathrm{A}}$ | $-65^{\circ} \mathrm{C}$ to $135^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)

|  |  | CY54FCT841T |  |  | CY74FCT841T |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| ${ }^{\text {IOH}}$ | High-level output current |  |  | -12 |  |  | -32 | mA |
| $\mathrm{I}_{\text {OL }}$ | Low-level output current |  |  | 32 |  |  | 64 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^0]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

| PARAMETER | TEST CONDITIONS |  |  | CY54FCT841T |  |  | CY74FCT841T |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| IC\# | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V},$ <br> Outputs open, $\overline{\mathrm{OE}}=\mathrm{GND},$ $\mathrm{LE}=\mathrm{V}_{\mathrm{CC}}$ | One bit switching at $\mathrm{f}_{1}=10 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  | 0.7 | 1.4 |  |  |  | mA |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  | 1 | 2.4 |  |  |  |  |
|  |  | 10 bits switching at $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 1 | 3.211 |  |  |  |  |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\text {IN }}=3.4 \mathrm{~V}$ or GND |  | 4.1 | 13.2II |  |  |  |  |
|  |  | One bit switching at $\mathrm{f}_{1}=10 \mathrm{MHz}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  |  |  | 0.7 | 1.4 |  |
|  | Outputs open, | at $50 \%$ duty cycle | $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ or GND |  |  |  |  | 1 | 2.4 |  |
|  | $\begin{aligned} & \overline{\mathrm{OE}}=\mathrm{GND}, \\ & \mathrm{LE}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 10 bits switching at $\mathrm{f}_{1}=2.5 \mathrm{MHz}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  |  |  |  | 1 | 3.211 |  |
|  |  | at $50 \%$ duty cycle | $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ or GND |  |  |  |  | 4.1 | 13.2\|| |  |
| $\mathrm{C}_{\mathrm{i}}$ |  |  |  |  | 5 | 10 |  | 5 | 10 | pF |
| $\mathrm{C}_{0}$ |  |  |  |  | 9 | 12 |  | 9 | 12 | pF |

$\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
\# IC $=I_{C C}+\Delta I_{C C} \times D_{H} \times N T+I_{C C D}\left(f_{0} / 2+f_{1} \times N_{1}\right)$
Where:
IC = Total supply current
ICC = Power-supply current with CMOS input levels
$\Delta \mathrm{l} \mathrm{CC}=$ Power-supply current for a TTL high input ( V IN $=3.4 \mathrm{~V}$ )
DH = Duty cycle for TTL inputs high
$N_{T} \quad=$ Number of TTL inputs at $D_{H}$
ICCD = Dynamic current caused by an input transition pair (HLH or LHL)
$f_{0}=$ Clock frequency for registered devices, otherwise zero
$\mathrm{f}_{1}=$ Input signal frequency
$\mathrm{N}_{1}=$ Number of inputs changing at $\mathrm{f}_{1}$
All currents are in milliamperes and all frequencies are in megahertz.
$\|$ Values for these conditions are examples of the ICC formula.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  | CY54FCT841AT |  | CY74FCT841AT |  | CY74FCT841BT |  | CY74FCT841CT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, LE high | 5 |  | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LE $\uparrow$ | 2.5 |  | 2.5 |  | 2.5 |  | 2.5 |  | ns |
|  | Hold time, data after LE $\uparrow$ | 3 |  | 2.5 |  | 2.5 |  | 2.5 |  | ns |

## CY54FCT841T, CY74FCT841T

## 10-BIT LATCHES

## WITH 3-STATE OUTPUTS

SCCS035A - SEPTEMBER 1994 - REVISED OCTOBER 2001
switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | TEST LOAD | CY54FCT841AT |  | CY74FCT841AT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 10 | 1.5 | 9 | ns |
| tPHL |  |  |  | 1.5 | 10 | 1.5 | 9 |  |
| tPLH | D | Y | $\begin{aligned} C_{L} & =300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ | 1.5 | 15 | 1.5 | 13 | ns |
| tPHL |  |  |  | 1.5 | 15 | 1.5 | 13 |  |
| tPLH | LE | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 13 | 1.5 | 12 | ns |
| tPHL |  |  |  | 1.5 | 13 | 1.5 | 12 |  |
| tPLH | LE | Y | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 20 | 1.5 | 16 | ns |
| tPHL |  |  |  | 1.5 | 20 | 1.5 | 16 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Y | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 13 | 1.5 | 11.5 | ns |
| tPZL |  |  |  | 1.5 | 13 | 1.5 | 11.5 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Y | $\begin{aligned} \mathrm{C}_{\mathrm{L}} & =300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}} & =500 \Omega \end{aligned}$ | 1.5 | 25 | 1.5 | 23 | ns |
| tPZL |  |  |  | 1.5 | 25 | 1.5 | 23 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Y | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 9 | 1.5 | 7 | ns |
| tpLZ |  |  |  | 1.5 | 9 | 1.5 | 7 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 10 | 1.5 | 8 | ns |
| tplZ |  |  |  | 1.5 | 10 | 1.5 | 8 |  |

switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST LOAD | CY74FCT841BT |  | CY74FCT841CT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| tPLH | D | Y | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 6.5 | 1.5 | 5.5 | ns |
| tPHL |  |  |  | 1.5 | 6.5 | 1.5 | 5.5 |  |
| tPLH | D | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 13 | 1.5 | 13 | ns |
| tPHL |  |  |  | 1.5 | 13 | 1.5 | 13 |  |
| tPLH | LE | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 8 | 1.5 | 6.4 | ns |
| tPHL |  |  |  | 1.5 | 8 | 1.5 | 6.4 |  |
| tPLH | LE | Y | $\begin{gathered} C_{L}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 15.5 | 1.5 | 15 | ns |
| tPHL |  |  |  | 1.5 | 15.5 | 1.5 | 15 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Y | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | 1.5 | 8 | 1.5 | 6.5 | ns |
| tPZL |  |  |  | 1.5 | 8 | 1.5 | 6.5 |  |
| tPZH | $\overline{\mathrm{OE}}$ | Y | $\begin{gathered} C_{L}=300 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 14 | 1.5 | 12 | ns |
| tPZL |  |  |  | 1.5 | 14 | 1.5 | 12 |  |
| tPHZ | $\overline{O E}$ | Y | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \\ \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | 1.5 | 6 | 1.5 | 5.7 | ns |
| tpLZ |  |  |  | 1.5 | 6 | 1.5 | 5.7 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | Y | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{R}_{\mathrm{L}}=500 \Omega, \end{gathered}$ | 1.5 | 7 | 1.5 | 6 | ns |
| tPLZ |  |  |  | 1.5 | 7 | 1.5 | 6 |  |

## PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-88575013A | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| CY54FCT841ATDMB | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N/ A for Pkg Type |
| CY54FCT841ATLMB | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| CY74FCT841ATSOC | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841ATSOCE4 | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841ATSOCG4 | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841ATSOCT | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841ATSOCTE4 | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841ATSOCTG4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841BTPC | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CY74FCT841BTPCE4 | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| CY74FCT841CTQCT | ACTIVE | $\begin{aligned} & \text { SSOP/ } \\ & \text { QSOP } \end{aligned}$ | DBQ | 24 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| CY74FCT841CTQCTE4 | ACTIVE | $\begin{aligned} & \hline \text { SSOP/ } \\ & \text { QSOP } \end{aligned}$ | DBQ | 24 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| CY74FCT841CTQCTG4 | ACTIVE | $\begin{aligned} & \hline \text { SSOP/ } \\ & \text { QSOP } \end{aligned}$ | DBQ | 24 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| CY74FCT841CTSOC | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841CTSOCE4 | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841CTSOCG4 | ACTIVE | SOIC | DW | 24 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841CTSOCT | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841CTSOCTE4 | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| CY74FCT841CTSOCTG4 | ACTIVE | SOIC | DW | 24 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{w} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY74FCT841ATSOCT | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |
| CY74FCT841CTQCT | $\begin{aligned} & \text { SSOP/ } \\ & \text { QSOP } \end{aligned}$ | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CY74FCT841CTSOCT | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY74FCT841ATSOCT | SOIC | DW | 24 | 2000 | 346.0 | 346.0 | 41.0 |
| CY74FCT841CTQCT | SSOP/QSOP | DBQ | 24 | 2500 | 346.0 | 346.0 | 33.0 |
| CY74FCT841CTSOCT | SOIC | DW | 24 | 2000 | 346.0 | 346.0 | 41.0 |

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Tl under the patents or other intellectual property of TI .
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Amplifiers

Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
RF/IF and ZigBee® Solutions
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
asp.ti.com
www.ti.com/clocks
nterface.ti.com
ogic.ti.com
oower.ti.com
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/pr

Applications
Audio
Automotive
Broadband
Digital Control
Medical
Military
Optical Networking
Security
Telephony
Video \& Imaging
Wireless
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontro
www.ti.com/medica
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/vided
www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated


[^0]:    $\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, los tests should be performed last.
    § Per TTL-driven input $\left(\mathrm{V}_{I N}=3.4 \mathrm{~V}\right)$; all other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND
    IT This parameter is derived for use in total power-supply calculations.

