

DUAL, 12-BIT 275 MSPS DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 12-Bit Dual Transmit DAC
- 275 MSPS Update Rate
- Single Supply: 3 V 3.6 V
- High SFDR: 85 dBc at 5 MHz
- High IMD3: 78 dBc at 15.1 and 16.1 MHz
- WCDMA ACLR: 70 dB at 30.72 MHz
- Independent or Single Resistor Gain Control
- Dual or Interleaved Data
- On-Chip 1.2-V Reference
- Low Power: 330 mW
- Power-Down Mode: 15 mWPackage: 48-Pin TQFP

APPLICATIONS

- Cellular Base Transceiver Station Transmit Channel
 - CDMA: W-CDMA, CDMA2000, IS-95TDMA: GSM, IS-136, EDGE/UWC-136
- Medical/Test Instrumentation
- Arbitrary Waveform Generators (ARB)
- Direct Digital Synthesis (DDS)
- Cable Modem Termination System (CMTS)

DESCRIPTION

The DAC5662A is a monolithic, dual-channel 12-bit high-speed digital-to-analog converter (DAC) with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5662A offers exceptional dynamic performance and tight-gain and offset matching, characteristics that make it suitable in either I/Q baseband or direct IF communication applications.

Each DAC has a high-impedance differential current output, suitable for single-ended or differential analog-output configurations. External resistors allow scaling the full-scale output current for each DAC separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is temperature compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may be used.

The DAC5662A has two 12-bit parallel input ports with separate clocks and data latches. For flexibility, the DAC5662A also supports multiplexed data for each DAC on one port when operating in the interleaved mode.

The DAC5662A has been specifically designed for a differential transformer coupled output with a $50-\Omega$ doubly terminated load. For a 20-mA full-scale output current a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2 dBm output power) are supported.

The DAC5662A is available in a 48-pin thin quad FlatPack (TQFP). Pin compatibility between family members provides 12-bit (DAC5662A) and 14-bit (DAC5672) resolution. Furthermore, the DAC5662A is pin compatible to the DAC2902 and AD9765 dual DACs. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM




AVAILABLE OPTIONS

T _A	PACKAGED DEVICES 48-TQFP
-40°C to 85°C	DAC5662AIPFB
-40 C to 65 C	DAC5662AIPFBR



DEVICE INFORMATION



TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME			DESCRIPTION
AGND	38	I	Analog ground
AVDD	47	I	Analog supply voltage
BIASJ_A	44	0	Full-scale output current bias for DACA
BIASJ_B	41	0	Full-scale output current bias for DACB
CLKA/CLKIQ	18	1	Clock input for DACA, CLKIQ in interleaved mode.
CLKB/RESETIQ	19	I	Clock input for DACB, RESETIQ in interleaved mode.
DA[11:0]	1-12	I	Data port A. DA11 is MSB and DA0 is LSB. Internal pulldown.
DB[11:0]	23-34	1	Data port B. DB11 is MSB and DB0 is LSB. Internal pulldown.
DGND	15, 21	1	Digital ground
DVDD	16, 22	1	Digital supply voltage
EXTIO	43	I/O	Internal reference output (bypass with 0.1 μF to AGND) or external reference input.
GSET	42	1	Gain-setting mode: H - 1 resistor, L - 2 resistors. Internal pullup.
IOUTA1	46	0	DACA current output. Full-scale with all bits of DA high.
IOUTA2	45	0	DACA complementary current output. Full-scale with all bits of DA low.
IOUTB1	39	0	DACB current output. Full-scale with all bits of DB high.
IOUTB2	40	0	DACB complementary current output. Full-scale with all bits of DB low.
MODE	48	1	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.
NC	13, 14, 35, 36	-	No connection
SLEEP	37	1	Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.
WRTA/WRTIQ	17	I	Input write signal for PORT A (WRTIQ in interleaving mode).
WRTB/SELECTIQ	20	I	Input write signal for PORT B (SELECTIQ in interleaving mode).



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
Complementary and the	AVDD ⁽²⁾	-0.5 V to 4 V
Supply voltage range	DVDD ⁽³⁾	-0.5 V to 4 V
Voltage between AGND and DGND		-0.5 V to 0.5 V
Voltage between AVDD and DVDD		-4 V to 4 V
	DA[11:0] and DB[11:0] ⁽³⁾	-0.5 V to DVDD + 0.5 V
Complex colleges and the	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB (3)	-0.5 V to DVDD + 0.5 V
Supply voltage range	IOUTA1, IOUTA2, IOUTB1, IOUTB2 ⁽²⁾	-1.0 V to AVDD + 0.5 V
	EXTIO, BIASJ_A, BIASJ_B, GSET ⁽²⁾	-0.5 V to AVDD + 0.5 V
Peak input current (any input)		20 mA
Peak total input current (all inputs)		-30 mA
Operating free-air temperature range	-40 °C to 85 °C	
Storage temperature range		-65 °C to 150 °C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)} = 20 \text{ mA}$, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Spec	cifications					
	Resolution		12			Bits
DC Acci	uracy ⁽¹⁾					
INL	Integral nonlinearity	41.CD 1 /012 T 05°C	-2	±0.3	2	LSB
DNL	Differential nonlinearity	- 1 LSB = $I_{(OUTFS)}/2^{12}$, $T_A = 25$ °C	-2	±0.2	2	LSB
Analog	Output					
	Offset error			0.03		%FSR
	Cain anna	With external reference		±0.25		%FSR
	Gain error	With internal reference		±0.5		%FSR
	Minimum full-scale output current ⁽²⁾			2		mA
	Maximum full-scale output current ⁽²⁾			20		mA
	Gain mismatch	With internal reference	-2	0.07	+2	%FSR
	Output voltage compliance range (3)		-1		1.25	V
R _O	Output resistance			300		kΩ
Co	Output capacitance			5		pF
Referen	ce Output					
	Reference voltage		1.14	1.2	1.26	V
	Reference output current ⁽⁴⁾			100		nA

⁽¹⁾ Measured differentially through 50 Ω to AGND.

⁽²⁾ Measured with respect to AGND.

Measured with respect to DGND.

⁽²⁾ Nominal full-scale current, I_(OUTFS), equals 32x the IBIAS current.

⁽³⁾ The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5662A device. The upper limit of the output compliance is determined by the load resistors and full-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

⁽⁴⁾ Use an external buffer amplifier with high impedance input to drive any external load.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)} = 20 \text{ mA}$, independent gain set mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Reference Input								
V _(EXTIO)	Input voltage		0.1		1.25	V		
R _I	Input resistance			1		ΜΩ		
	Small signal bandwidth			300		kHz		
C _I	Input capacitance			100		pF		
Temperat	ure Coefficients	·						
	Offset drift			0		ppm of FSR/°C		
		With external reference		±50		ppm of FSR/°C		
Gain driit	Gain drift	With internal reference		±50		ppm of FSR/°C		
	Reference voltage drift			±20		ppm/°C		

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)} = 20 \text{ mA}$, $f_{DATA} = 200 \text{ MSPS}$, $f_{OUT} = 1 \text{ MHz}$, independent gain set mode (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Su	ipply					
AVDD	Analog supply voltage		3	3.3	3.6	V
DVDD	Digital supply voltage		3	3.3	3.6	V
		Including output current through load resistor		75	90	mA
I _(AVDD)	Supply current, analog	Sleep mode with clock		2.5	6	mA
		Sleep mode without clock		2.5		mA
I _(DVDD)				25	38	mA
	Supply current, digital	Sleep mode with clock		12.5	18	mA
		Sleep mode without clock		<10		Α
				330	390	
	Power dissipation	Sleep mode without clock		15		mW
		f _{DATA} = 275 MSPS, f _{OUT} = 20 MHz		350		
APSSR	Device comply rejection as to		-0.2		0.2	0/ EOD ^
DPSRR	Power supply rejection ratio		-0.2		0.2	%FSR/\
T _A	Operating free-air temperature		-40		85	°C



ELECTRICAL CHARACTERISTICS

AC specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)}$ = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, $50-\Omega$ doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analog C	•		075		I	MCDC
clk	Maximum output update rate ⁽¹⁾		275			MSPS
t _s	Output settling time to 0.1% (DAC)	Mid-scale transition		20		ns
t _r	Output rise time 10% to 90% (OUT)			1.4		ns
t _f	Output fall time 90% to 10% (OUT)			1.5		ns
		I _(OUTFS) = 20 mA		55		pA/√Hz
	Output noise	I _(OUTFS) = 2 mA		30		pA/√Hz
AC Linea	arity	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				-
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _(OUTFS) = 0 dB		81		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _(OUTFS) = -6 dB		83		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 50 MSPS, f _{OUT} = 1 MHz, I _(OUTFS) = -12 dB		81		
0500		1st Nyquist zone, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 5 MHz		85		15
SFDR	Spurious free dynamic range	1st Nyquist zone, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 20 MHz		78		dBc
		1st Nyquist zone, T _{MIN} to T _{MAX} , f _{DATA} = 200 MSPS, f _{OUT} = 20 MHz	66	66 71		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 200 MSPS, f _{OUT} = 41 MHz		68		
		1st Nyquist zone, T _A = 25°C, f _{DATA} = 275 MSPS, f _{OUT} = 20 MHz		72		
	Signal-to-noise ratio	1st Nyquist zone, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 5 MHz		73		
SNR		1st Nyquist zone, T _A = 25°C, f _{DATA} = 200 MSPS, f _{OUT} = 20 MHz		67		dB
4015		W-CDMA signal with 3.84-MHz Bandwidth, f _{DATA} = 61.44 MSPS, IF = 15.360 MHz		70		10
ACLR	Adjacent channel leakage ratio	W-CDMA signal with 3.84-MHz Bandwidth, f _{DATA} = 122.88 MSPS, IF = 30.72 MHz		70		dB
IMPO	Third-order two-tone	Each tone at -6 dBFS, T _A = 25°C, f _{DATA} = 200 MSPS, f _{OUT} = 45.4 and 46.4 MHz		62		
IMD3	intermodulation	Each tone at -6 dBFS, T _A = 25°C, f _{DATA} = 100 MSPS, f _{OUT} = 15.1 and 16.1 MHz		78		dBc
		Each tone at -12 dBFS, T_A = 25°C, f_{DATA} = 100 MSPS, f_{OUT} = 15.6, 15.8, 16.2, and 16.4 MHz		77		
IMD	Four-tone intermodulation	Each tone at -12 dBFS, T _A = 25°C, f _{DATA} = 165 MSPS, f _{OUT} = 68.8, 69.6, 71.2, and 72.0 MHz		56		dBc
		Each tone at -12 dBFS, T _A = 25°C, f _{DATA} = 165 MSPS, f _{OUT} = 19.0, 19.1, 19.3, and 19.4 MHz		74		
	Channel isolation	T _A = 25°C, f _{DATA} = 165 MSPS, f _{OUT} (CH1) = 20 MHz, f _{OUT} (CH2) = 21 MHz		97		dBc

 $[\]hbox{(1)} \quad \hbox{Specified by design and bench characterization. Not production tested.}$



ELECTRICAL CHARACTERISTICS

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, $I_{(OUTFS)} = 20 \text{ mA}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Digital Input							
V _{IH}	High-level input voltage		2		3.3	V	
V _{IL}	Low-level input voltage		0		0.8	V	
I _{IH}	High-level input current			±50		Α	
I _{IL}	Low-level input current			±10		Α	
I _{IH(GSET)}	High-level input current, GSET pin			7		Α	
I _{IL(GSET)}	Low-level input current, GSET pin			-30		Α	
I _{IH(MODE)}	High-level input current, MODE pin			-30		Α	
I _{IL(MODE)}	Low-level input current, MODE pin			-80		Α	
CI	Input capacitance			5		pF	

SWITCHING CHARACTERISTICS

Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Timing - Dual Bus Mode								
t _{su}	Input setup time		1			ns		
t _h	Input hold time		1			ns		
t _{LPH}	Input clock pulse high time			2		ns		
t _{LAT}	Clock latency (WRTA/B to outputs)		4		4	clk		
t _{PD}	Propagation delay time			1.5		ns		
Timing	- Single Bus Interleaved Mode							
t _{su}	Input setup time			0.5		ns		
t _h	Input hold time			0.5		ns		
t _{LAT}	Clock latency (WRTA/B to outputs)		4		4	clk		
t _{PD}	Propagation delay time			1.5		ns		



TYPICAL CHARACTERISTICS

INTEGRAL NONLINEARITY vs INPUT CODE




Figure 1.

DIFFERENTIAL NONLINEARITY vs INPUT CODE







Figure 2.




TYPICAL CHARACTERISTICS (continued)
















TYPICAL CHARACTERISTICS (continued)












f - Frequency - MHz

Figure 14.



TYPICAL CHARACTERISTICS (continued)



G013

f - Frequency - MHz

Figure 13.

G014



Digital Inputs and Timing

Digital Inputs

The data input ports of the DAC5662A accept a standard positive coding with data bit D11 being the most significant bit (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance will typically be achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5662A are CMOS compatible. Figure 15 and Figure 16 show schematics of the equivalent CMOS digital inputs of the DAC5662A. The pullup and pulldown circuitry is approximately equivalent to $100k\Omega$. The 12-bit digital data input follows the offset positive binary coding scheme. The DAC5662A is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.




Figure 15. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




Figure 16. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor

Input Interfaces

The DAC5662A features two operating modes selected by the MODE pin, as shown in Table 1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data should be presented interleaved at the I-channel input bus. The
 Q-channel input bus is not used in this mode. The clock and write input are now shared by both DACs.



Table 1. Operating Modes

MODE PIN	Mode pin connected to DGND	Mode pin connected to DVDD
Bus input	Single-bus interleaved mode, clock and write input equal for both DACs	Dual-bus mode, DACs operate independently

Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5662A consist of two independent, 12-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRT lines control the channel input latches and the CLK lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRT line

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5662A. This is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. This essentially implies that the rising edge of CLK must occur at the same time or before the rising edge of the WRT signal. A minimum delay of 2 ns should be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRT and CLK lines connected together.




Figure 17. Dual Bus Mode Operation

Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 18 shows the timing diagram. In interleaved mode, the I- and Q-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the I-channel input bus to either the I-channel input latch (SELECTIQ is high) or to the Q-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the Q-channel latch is retained by presenting the latch output data to its input again. When SELECTIQ is low, the data value in the I-channel latch is retained by presenting the latch output data to its input.

In interleaved mode, the I-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the I- and Q-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the I- and Q-DAC latches on the following falling edge of the write inputs. The DAC5662A clock input is divided by a factor of two before it is presented to the DAC latches.



Correct pairing of the I- and Q-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.




Figure 18. Single-Bus Interleaved Mode Operation



APPLICATION INFORMATION

Theory of Operation

The architecture of the DAC5662A uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 and IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy, improves the dynamic performance (SFDR), and DNL. The current outputs maintain a high output impedance of greater than $300~\text{k}\Omega$.

When GSET is high (one resistor mode), the full-scale output current for both DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor RSET connected to BIASJ_A. When GSET is low (two resistor mode), the full-scale output current for each DACs is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors RSET connected to BIASJ_A and BIASJ_B. The resulting IREF is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of RSET.

The DAC5662A is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises the current source array with its associated switches, and the reference circuitry.

DAC Transfer Function

Each of the DACs in the DAC5662A has a set of complementary current outputs, IOUT1 and IOUT2. The full-scale output current, $I_{(OUTFS)}$, is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2}$$
 (1)

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{Code}{4096}\right)$$
 (2)

$$I_{OUT2} = I_{OUTFS} \times \left(\frac{4095 - Code}{4096}\right)$$
(3)

where Code is the decimal representation of the DAC data input word. Additionally, I_(OUTFS) is a function of the reference current IREF, which is determined by the reference voltage and the external setting resistor (RSET).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (4)

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD}$$
 (5)

$$V_{OUT2} = I_{OUT2} \times R_{LOAD}$$
 (6)

The value of the load resistance is limited by the output compliance specification of the DAC5662A. To maintain specified linearity performance, the voltage for IOUT1 and IOUT2 should not exceed the maximum allowable compliance range.



The total differential output voltage is:

$$V_{OUTDIFF} = V_{OUT1} - V_{OUT2}$$
 (7)

$$V_{OUTDIFF} = \frac{(2 \times Code - 4095)}{4096} \times I_{OUTFS} \times R_{LOAD}$$
(8)

Analog Outputs




Figure 19. Analog Outputs

The DAC5662A provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 19. The output impedance of IOUT1 and IOUT2 results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.

The signal voltage swing that may develop at the two outputs, IOUT1 and IOUT2, is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5662A or even causes permanent damage. With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of $I_{(OUTFS)} = 2$ mA. Care should be taken that the configuration of DAC5662A does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.

Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately $0.5~V_{PP}$. This is the case for a $50-\Omega$ doubly terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5662A by selecting a suitable transformer while maintaining optimum voltage levels at IOUT1 and IOUT2. Furthermore, using the differential output configuration in combination with a transformer will be instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

Output Configurations

The current outputs of the DAC5662A allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps will be suitable for a dc-coupled configuration.



The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a single-ended signal while achieving excellent dynamic performance. The appropriate transformer should be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can be used to provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 20 and Figure 21 show $50-\Omega$ doubly terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a $0.5-V_{PP}$ output for a 1:1 transformer and a $1-V_{PP}$ output for a 4:1 transformer. In general, the 1:1 transformer configuration has a better output distortion, but the 4:1 transformer has 6 dB higher output power.




Figure 20. Driving a Doubly Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer




Figure 21. Driving a Doubly Terminated 50-Ω Cable Using a 4:1 Impedance Ratio Transformer



Single-Ended Configuration

Figure 22 shows the single-ended output configuration, where the output current IOUT1 flows into an equivalent load resistance of 25 Ω . Node IOUT2 should be connected to AGND or terminated with a resistor of 25 Ω to AGND. The nominal resistor load of 25 Ω gives a differential output swing of 1 V_{PP} when applying a 20-mA full-scale output current.




Figure 22. Driving a Doubly Terminated 50-Ω Cable Using a Single-Ended Output

Reference Operation

Internal Reference

The DAC5662A has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current, $I_{(OUTFS)}$, of the DAC5662A is determined by the reference voltage, VREF, and the value of resistor RSET. $I_{(OUTFS)}$ is calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (9)

The reference control amplifier operates as a V-to-I converter producing a reference current, IREF, which is determined by the ratio of VREF and RSET (see Equation 9). The full-scale output current, I_(OUTFS), results from multiplying IREF by a fixed factor of 32.

Using the internal reference, a 2-k Ω resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5662A at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.

It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1 F or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- μ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M Ω) and can easily be driven by various sources. Note that the voltage range of the external reference should stay within the compliance range of the reference input.

www.ti.com

Gain Setting Option

The full-scale output current on the DAC5662A can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (i.e. connected to AGND). In this mode, two external resistors are required — one RSET connected to the BIASJ_A pin (pin 44) and the other to the BIASJ_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (i.e. connected to AVDD), the DAC5662A switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external RSET resistor connected to the BIASJ_A pin. The resistor at the BIASJ_2 pin may be removed, however this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

Sleep Mode

The DAC5662A features a power-down function which can be used to reduce the total supply current to less than 3.5 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.



PACKAGE OPTION ADDENDUM

www.ti.com 7-May-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC5662AIPFB	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC5662AIPFBG4	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC5662AIPFBR	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC5662AIPFBRG4	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE MATERIALS INFORMATION

www.ti.com 7-May-2009

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5662AIPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2



www.ti.com 7-May-2009




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5662AIPFBR	TQFP	PFB	48	1000	346.0	346.0	33.0

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com **Energy** www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

