www.ti.com.cn

直流 (DC) 电机驱动器 IC

查询样品: DRV8802

特性

- 双通道 **H** 桥电流控制电机驱动器
 - 可驱动两个 DC 电机
 - 制动模式
 - 2 位绕组电流控制支持高达 4 个电流级
 - 低 MOSFET 导通电阻
- 24 V、25°C 下 1.6 A 的最大驱动器电流
- 内置 3.3 V 基准输出
- 业界标准的并行数字控制 接口
- 8 V 至 45 V 宽泛工作电源电压范围

应用

- 打印机
- 扫描仪
- 办公自动化设备

耐热性能增强型表面贴装式封装

- 游戏机
- 工厂自动化
- 机器人

说明

DRV8802 可为打印机、扫描仪以及其它自动化设备应用提供集成型电机驱动器解决方案。 该器件具有一个 H 桥驱 动器,可驱动一个 DC 电机。 每个 H 桥的输出驱动器模块由 N 沟道功率 MOSFET 组成,这些 MOSFET 被配置 成 H 桥, 以驱动电机绕组。 DRV8802 可为每个 H 桥提供高达 1.6 A 的峰值电流或 1.1 A 的 RMS 输出电流 (在 24 V 与 25°C 下提供适当的散热)。

一个简单的并行数字控制接口可兼容业界标准器件。 衰减模式是可编程的,以在停用时实现电机的制动或惯性滑 行。

内部关断功能支持过流保护、短路保护、欠压锁定以及过温保护。

DRV8802 采用 28 引脚 HTSSOP 封装, 具有 PowerPAD™ (环保型: 符合 RoHS 标准且不含锑/溴)。

订购信息⁽¹⁾

T _A	封装(2)		可订购部件号 型号	正面 标记
−40°C 至 85°C	PowerPAD™ (HTSSOP) - PWP	2000 卷带	DRV8802PWPR	8802

- (1) 有关最新的封装和订购信息,请参阅本文档结尾的"封装选项附录",或访问 TI 网站: www.ti.com。
- (2) 封装图样、热数据和符号可登录 www.ti.com/packaging 获取。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.



DEVICE INFORMATION

Functional Block Diagram







表 1. TERMINAL FUNCTIONS

NAME PIN I/O ⁽¹⁾		I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS			
POWER AND	GROUND	'					
GND	14, 28	-	Device ground				
VMA	4	-	Bridge A power supply	Connect to motor supply (8 - 45 V). Both pins			
VMB	11	-	Bridge B power supply	must be connected to same supply.			
V3P3OUT	15	0	3.3-V regulator output	Bypass to GND with a 0.47-µF 6.3-V ceramic capacitor. Can be used to supply VREF.			
CP1	1	Ю	Charge pump flying capacitor	Connect a 0.01-µF 50-V capacitor between			
CP2	2	Ю	Charge pump flying capacitor	CP1 and CP2.			
VCP	3	Ю	High-side gate drive voltage	Connect a 0.1-µF 16-V ceramic capacitor to VM.			
CONTROL							
AENBL	21	I	Bridge A enable	Logic high to enable bridge A			
APHASE	20	I	Bridge A phase (direction)	Logic high sets AOUT1 high, AOUT2 low			
AI0	24	ļ	Bridge A current set	Sets bridge A current: 00 = 100%,			
Al1	25	I	Bridge A current set	01 = 71%, 10 = 38%, 11 = 0			
BENBL	22	I	Bridge B enable	Logic high to enable bridge B			
BPHASE	23	I	Bridge B phase (direction)	Logic high sets BOUT1 high, BOUT2 low			
BI0 26 I			Bridge B current cot	Sets bridge B current: 00 = 100%,			
BI1	27	I	Bridge B current set	01 = 71%, 10 = 38%, 11 = 0			
DECAY	19	I	Decay (brake) mode	Low = brake (slow decay), high = coast (fast decay)			
nRESET	16	I	Reset input	Active-low reset input initializes internal logic and disables the H-bridge outputs			
nSLEEP	17	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode			
AVREF	12	I	Bridge A current set reference input	Reference voltage for winding current set.			
BVREF	13	I	Bridge B current set reference input	Can be driven individually with an external DAC for microstepping, or tied to a reference (e.g., V3P3OUT).			
STATUS							
nFAULT	18	OD	Fault	Logic low when in fault condition (overtemp, overcurrent)			
OUTPUT							
ISENA	6	Ю	Bridge A ground / Isense	Connect to current sense resistor for bridge A			
ISENB	9	Ю	Bridge B ground / Isense	Connect to current sense resistor for bridge B			
AOUT1	5	0	Bridge A output 1	Connect to motor winding A			
AOUT2	7	0	Bridge A output 2	Connect to motor winding A			
BOUT1	10	0	Bridge B output 1	Connect to motor winding R			
BOUT2 8 O		0	Bridge B output 2	Connect to motor winding B			

⁽¹⁾ Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output



PWP PACKAGE (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

		VALUE	UNIT
VMx	Power supply voltage range	-0.3 to 47	V
	Digital pin voltage range	-0.5 to 7	V
VREF	Input voltage	-0.3 to 4	V
	ISENSEx pin voltage	-0.3 to 0.8	V
	Peak motor drive output current, t < 1 μS	Internally limited	Α
	Continuous motor drive output current ⁽³⁾	1.6	Α
	Continuous total power dissipation	See Dissipation Ratin	igs table
T _J	Operating virtual junction temperature range	-40 to 150	°C
T _A	Operating ambient temperature range	-40 to 85	°C
T _{stg}	Storage temperature range	-60 to 150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Power dissipation and thermal limits must be observed.

DISSIPATION RATINGS (PRELIMINARY)

BOARD	PACKAGE	$R_{ heta JA}$	DERATING FACTOR ABOVE T _A = 25°C	T _A < 25°C	T _A = 70°C	T _A = 85°C
Low-K ⁽¹⁾		67.5°C/W	14.8 mW/°C	1.85 W	1.18 W	0.96 W
Low-K ⁽²⁾	DW/D	39.5°C/W	25.3 mW/°C	3.16 W	2.02 W	1.64 W
High-K ⁽³⁾	PWP	33.5°C/W	29.8 mW/°C	3.73 W	2.38 W	1.94 W
High-K ⁽⁴⁾		28°C/W	35.7 mW/°C	4.46 W	2.85 W	2.32 W

- (1) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with no backside copper.
- (2) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with 25-cm² 2-oz copper on back side.
- (3) The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with no backside copper and solid 1-oz internal ground plane.
- (4) The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with 25-cm² 1-oz copper on back side and solid 1-oz internal ground plane.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{M}	Motor power supply voltage range ⁽¹⁾	8.2	45	٧
V_{REF}	VREF input voltage (2)	1	3.5	٧
I _{V3P3}	V3P3OUT load current		1	mA

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLIES				•	
I_{VM}	VM operating supply current	V _M = 24 V, f _{PWM} < 50 kHz		5	8	mA
I_{VMQ}	VM sleep mode supply current	V _M = 24 V		10	20	μΑ
V _{UVLO}	VM undervoltage lockout voltage	V _M rising		7.8	8.2	V
V3P3OUT	REGULATOR					
	V2D2OLIT valta na	IOUT = 0 to 1 mA, V _M = 24 V, T _J = 25°C	3.18	3.30	3.42	
V _{3P3}	V3P3OUT voltage	IOUT = 0 to 1 mA	3.10	3.30	3.50	V
LOGIC-LE	VEL INPUTS				•	
V _{IL}	Input low voltage			0.6	0.7	V
V _{IH}	Input high voltage		2		5.25	V
V _{HYS}	Input hysteresis			0.45		V
l _{IL}	Input low current	VIN = 0	-20		20	μΑ
Ін	Input high current	VIN = 3.3 V			100	μΑ
nFAULT C	OUTPUT (OPEN-DRAIN OUTPUT)					
V _{OL}	Output low voltage	I _O = 5 mA			0.5	V
ОН	Output high leakage current	V _O = 3.3 V			1	μΑ
DECAY IN	IPUT					
V _{IL}	Input low threshold voltage	For slow decay mode	0		0.8	V
√ _{IH}	Input high threshold voltage	For fast decay mode	2			V
IN	Input current				±40	μA
H-BRIDGE	FETS					
	LIO FET an accidence	V _M = 24 V, I _O = 1 A, T _J = 25°C		0.63		0
R _{DS(ON)}	HS FET on resistance	V _M = 24 V, I _O = 1 A, T _J = 85°C		0.76	0.90	Ω
<u> </u>	LO FFT an arabistance	V _M = 24 V, I _O = 1 A, T _J = 25°C		0.65		0
R _{DS(ON)}	LS FET on resistance	V _M = 24 V, I _O = 1 A, T _J = 85°C		0.78	0.90	Ω
OFF	Off-state leakage current		-20		20	μΑ
MOTOR D	RIVER				•	
: PWM	Internal PWM frequency			50		kHz
BLANK	Current sense blanking time			3.75		μs
R	Rise time	V _M = 24 V	100		360	ns
F	Fall time	V _M = 24 V	80		250	ns
DEAD	Dead time			400		ns
DEG	Input deglitch time		1.3		2.9	μs
	TION CIRCUITS					
	Oversurrent protection trip level		1.8		F	Α
OCP	Overcurrent protection trip level		1.0		5	^

All $V_{\rm M}$ pins must be connected to the same supply voltage. Operational at VREF between 0 V and 1 V, but accuracy is degraded.



ELECTRICAL CHARACTERISTICS (接下页)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS				UNIT					
CURRENT CONTROL											
I _{REF}	xVREF input current	xVREF = 3.3 V	-3		3	μΑ					
		xVREF = 3.3 V, 100% current setting	635	660	685						
V_{TRIP}	xISENSE trip voltage	xVREF = 3.3 V, 71% current setting	445	469	492	mV					
11311		xVREF = 3.3 V, 38% current setting	225	251	276						
A _{ISENSE}	Current sense amplifier gain	Reference only		5		V/V					



FUNCTIONAL DESCRIPTION

PWM Motor Drivers

The DRV8802 contains two H-bridge motor drivers with current-control PWM circuitry. A block diagram of the motor control circuitry is shown in

1.




图 1. Motor Control Circuitry

Note that there are multiple VM pins. All VM pins must be connected together to the motor supply voltage.



Bridge Control

The xPHASE input pins control the direction of current flow through each H-bridge, and hence the direction of rotation of a DC motor. The xENBL input pins enable the H-bridge outputs when active high, and can also be used for PWM speed control of the motor. 表 2 shows the logic.

表 2. H-Bridge Logic

xENBL	xPHASE	xOUT1	xOUT2
0	X	see (1)	see (1)
1	1	Н	L
1	0	L	Н

 Depends on state of the DECAY pin. See Decay Mode and Braking section below.

Current Regulation

The current through the motor windings is regulated by a fixed-frequency PWM current regulation, or current chopping. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. Once the current hits the current chopping threshold, the bridge disables the current until the beginning of the next PWM cycle.

For stepping motors, current regulation is normally used at all times, and can changing the current can be used to microstep the motor. For DC motors, current regulation is used to limit the start-up and stall current of the motor.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the xVREF pins, and is scaled by a 2-bit DAC that allows current settings of 100%, 71%, 38% of full-scale, plus zero.

The full-scale (100%) chopping current is calculated in 公式 1.

$$I_{CHOP} = \frac{V_{REFX}}{5 \cdot R_{ISENSE}} \tag{1}$$

Example:

If a $0.5-\Omega$ sense resistor is used and the VREFx pin is 3.3 V, the full-scale (100%) chopping current will be 3.3 V / (5 x 0.5Ω) = 1.32 A.

Two input pins per H-bridge (xl1 and xl0) are used to scale the current in each bridge as a percentage of the full-scale current set by the VREF input pin and sense resistance. The function of the pins is shown in 表 3.

表 3. H-Bridge Pin Functions

xl1	xI0	RELATIVE CURRENT (% FULL-SCALE CHOPPING CURRENT)
1	1	0% (Bridge disabled)
1	0	38%
0	1	71%
0	0	100%

Note that when both xI bits are 1, the H-bridge is disabled and no current flows.

Example:

If a $0.5-\Omega$ sense resistor is used and the VREF pin is 3.3 V, the chopping current will be 1.32 A at the 100% setting (xI1, xI0 = 00). At the 71% setting (xI1, xI0 = 01) the current will be 1.32 A x 0.71 = 0.937 A, and at the 38% setting (xI1, xI0 = 10) the current will be 1.32 A x 0.38 = 0.502 A. If (xI1, xI0 = 11) the bridge will be disabled and no current will flow.



Decay Mode and Braking

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached. This is shown in 2 as case 1. The current flow direction shown indicates the state when the xENBL pin is high.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in $\ 2\ 2$ as case 2.

In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in ₹ 2 as case 3.




图 2. Decay Mode

The DRV8802 supports fast decay and slow decay mode. Slow or fast decay mode is selected by the state of the DECAY pin - logic low selects slow decay, and logic high sets fast decay mode. Note that the DECAY pin sets the decay mode for both H-bridges.

DECAY mode also affects the operation of the bridge when it is disabled (by taking the ENBL pin inactive). This applies if the ENABLE input is being used for PWM speed control of the motor, or if it is simply being used to start and stop motor rotation.

If the DECAY pin is high (fast decay), when the bridge is disabled, all FETs are turned off and decay current flows through the body diodes. This allows the motor to coast to a stop.

If the DECAY pin is low (slow decay), both low-side FETs will be turned on when ENBL is made inactive. This essentially shorts out the back EMF of the motor, causing the motor to brake, and stop quickly. The low-side FETs will stay in the ON state even after the current reaches zero.



Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at 3.75 µs. Note that the blanking time also sets the minimum on time of the PWM.

nRESET and nSLEEP Operation

The nRESET pin, when driven active low, resets the internal logic. It also disables the H-bridge drivers. All inputs are ignored while nRESET is active.

Driving nSLEEP low will put the device into a low power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, the V3P3OUT regulator is disabled, and all internal clocks are stopped. In this state all inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (approximately 1 ms) needs to pass before the motor driver becomes fully operational.

Protection Circuits

The DRV8802 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. The device will remain disabled until either nRESET pin is applied, or VM is removed and re-applied.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Note that overcurrent protection does not use the current sense circuitry used for PWM current control, and is independent of the I_{SENSE} resistor value or VREF voltage.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled and internal logic will be reset. Operation will resume when V_M rises above the UVLO threshold.



THERMAL INFORMATION

Thermal Protection

The DRV8802 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8802 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation of each H-bridge when running a DC motor can be roughly estimated by \triangle \Rightarrow 2.

$$P = 2 \bullet R_{DS(ON)} \bullet (I_{OUD})^2 \tag{2}$$

where P is the power dissipation of one H-bridge, $R_{DS(ON)}$ is the resistance of each FET, and I_{OUT} is the RMS output current being applied to each winding. I_{OUT} is equal to the average current drawn by the DC motor. Note that at start-up and fault conditions this current is much higher than normal running current; these peak currents and their duration also need to be taken into consideration. The factor of 2 comes from the fact that at any instant two FETs are conducting winding current (one high-side and one low-side).

The total device dissipation will be the power dissipated in each of the two H-bridges added together.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, " PowerPAD™ Thermally Enhanced Package" and TI application brief SLMA004, " PowerPAD™ Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.

PACKAGE OPTION ADDENDUM



9-Jul-2011

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
DRV8802PWP	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
DRV8802PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 9-Jul-2011


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8802PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jul-2011




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8802PWPR	HTSSOP	PWP	28	2000	346.0	346.0	33.0

PWP (R-PDSO-G28)

PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-29/W 05/11

NOTE: A. All linear dimensions are in millimeters


🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下,随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定,否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关TI 产品或服务的明示或暗示授权,且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI产品未获得用于关键的安全应用中的授权,例如生命支持应用(在该类应用中一旦TI产品故障将预计造成重大的人员伤亡),除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示,他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识,并且认可和同意,尽管任何应用相关信息或支持仍可能由TI提供,但他们将独力负责满足在关键安全应用中使用其产品及TI产品所需的所有法律、法规和安全相关要求。此外,购买者必须全额赔偿因在此类关键安全应用中使用TI产品而对TI及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用,以及环境方面的产品,除非TI 特别注明该产品属于"军用"或"增强型塑料"产品。只 有TI 指定的军用产品才满足军用规格。购买者认可并同意,对TI 未指定军用的产品进行军事方面的应用,风险由购买者单独承担,并且独力负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品,除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意,如果他们在汽车应用中使用任何未被指定的产品,TI 对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	http://www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	http://www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP®产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	http://www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	http://www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	http://www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	http://www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	http:///www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	http://www.ti.com.cn/microcontrollers	无线通信	www.ti.com.cn/wireless
RFID 系统	http://www.ti.com.cn/rfidsys		
RF/IF 和 ZigBee® 解决方案	www.ti.com.cn/radiofre		
	TI E2E 工程师社区	http://e2e.ti.com/cn/	

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2011 德州仪器 半导体技术(上海)有限公司