

SLVSAW4A – JULY 2011 – REVISED JULY 2011

Copyright @ 2011 Texas Instruments Incorporated

DRV8804

QUAD SERIAL INTERFACE LOW-SIDE DRIVER IC

Check for Samples: DRV8804

FEATURES

- 4-Channel Protected Low-Side Driver
 - Four NMOS FETs With Overcurrent Protection
 - Integrated Inductive Catch Diodes
 - Serial Interface
- 1.5-A (Single Channel On) / 800-mA (Four Channels On) Maximum Drive Current per Channel (at 25°C)

- 8.2-V to 60-V Operating Supply Voltage Range
- Thermally Enhanced Surface Mount Package

APPLICATIONS

- Relay Drivers
- Unipolar Stepper Motor Drivers
- Solenoid Drivers
- General Low-Side Switch Applications

DESCRIPTION

The DRV8804 provides a 4-channel low side driver with overcurrent protection. It has built-in diodes to clamp turn-off transients generated by inductive loads and can be used to drive unipolar stepper motors, DC motors, relays, solenoids, or other loads.

The DRV8804 can supply up to 1.5-A (single channel on) or 800-mA (four channels on) continuous output current (with adequate PCB heatsinking at 25°C).

A serial interface is provided including a serial data output, which can be daisy-chained to control multiple devices with one serial interface.

Internal shutdown functions are provided for over current protection, short circuit protection, under voltage lockout and overtemperature and faults are indicated by a fault output pin.

The DRV8804 is available in a 20-pin thermally-enhanced SOIC package and a 16-pin HTSSOP package (Eco-friendly: RoHS & no Sb/Br).

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²	PACKAGE ⁽²⁾		TOP-SIDE MARKING	
	(SOIC) - DW	Reel of 2000	DRV8804DWR	DRV8804	
–40°C to 85°C	(3010) - DW	Tube of 25	DRV8804DW	DRV8804	
	(HTSSOP) - PWP		Consult Factory	·	

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



PRODUCTION DATA information is current as of publication date

the terr

of the

Texas es not

Products conform to specifications per Instruments standard warranty. Pro to necessarily include testing of all parameter

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


IC.co

TEXAS INSTRUMENTS

www.ti.com

SLVSAW4A-JULY 2011-REVISED JULY 2011

DEVICE INFORMATION



Folder Link(. : DRV8104

Functional Block Diagram

Submit Documentation Feedback




SLVSAW4A-JULY 2011-REVISED JULY 2011

www.ti.com

Table 1. TERMINAL FUNCTIONS

NAME	PIN (SOIC)	PIN (HTSSOP)	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND	GROUND				
GND	5, 6, 7, 14, 15, 16	5, 12, PPAD	-	Device ground	All pins must be connected to GND.
VM	1	1	-	Device power supply	Connect to motor supply (8.2 V - 60 V).
CONTROL					
nENBL	10	8	I	Enable input	Active low enables outputs - internal pulldown
RESET	11	9	I	Reset input	Active-high reset input initializes internal logic – internal pulldown
LATCH	13	11	I	Latch input	Rising edge latches shift register to output stage – internal pulldown
SDATIN	18	14	Ι	Serial data input	Serial data input – internal pulldown
SDATOUT	19	15	0	Serial data output	Serial data output – has weak internal pullup – see serial interface section for details
SCLK	17	13	I	Serial clock	Serial clock input – internal pulldown
STATUS					
nFAULT	20	16	OD	Fault	Logic low when in fault condition (overtemp, overcurrent)
OUTPUT		• • • •			
OUT1	3	3	0	Output 1	Connect to load 1
OUT2	4	4	O Output 2		Connect to load 2
OUT3	8	6	0	Output 3	Connect to load 3
OUT4	9	7	0	Output 4	Connect to load 4
VCLAMP	2	2	-	Output clamp voltage	Connect to VM supply, or zener diode to VM supply

(1) Directions: I = input, O = output, OD = open-drain output



Submit Documentation Feedback

3



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

		VALUE	UNIT
VM	Power supply voltage range	-0.3 to 65	V
VOUTx	Output voltage range	-0.3 to 65	V
VCLAMP	Clamp voltage range	–0.3 to 65	V
SDATOUT, nFAULT	Output current	20	mA
	Peak clamp diode current	1.5	А
	DC or RMS clamp diode current	1	А
	Digital input pin voltage range	–0.5 to 7	V
SDATOUT, nFAULT	Digital output pin voltage range	–0.5 to 7	V
	Peak motor drive output current, t < 1 µS	Internally limited	А
	Continuous total power dissipation	See Dissipation Ratin	gs table
TJ	Operating virtual junction temperature range	-40 to 150	°C
T _{stg}	Storage temperature range	-60 to 150	°C

 Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

THERMAL INFORMATION

		DRV8804	
	THERMAL METRIC	DW	UNITS
		20 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽¹⁾	67.7	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽²⁾	32.9	
θ _{JB}	Junction-to-board thermal resistance ⁽³⁾	35.4	*044
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁴⁾	8.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁵⁾	34.9	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁶⁾	N/A	

(1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific

JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(4) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(5) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
VM	Power supply voltage range	8.2		60	V
V _{CLAMP}	Output clamp voltage range	8.2		60	V
	Continuous output current, single channel on, $T_A = 25^{\circ}C$, SOIC package ⁽¹⁾			1.5	
	Continuous output current, four channels on, $T_A = 25^{\circ}C$, SOIC package ⁽¹⁾			0.8	٨
IOUT	Continuous output current, single channel on, $T_A = 25^{\circ}C$, HTSSOP package ⁽¹⁾			1.5	A
	Continuous output current, four channels on, $T_A = 25^{\circ}C$, HTSSOP package ⁽¹⁾			0.8	

(1) Power dissipation and thermal limits must be observed.

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES		i			
I _{VM}	VM operating supply current	V _M = 24 V		1.6	2.1	mA
V _{UVLO}	VM undervoltage lockout voltage	V _M rising			8.2	V
LOGIC-L	EVEL INPUTS (SCHMITT TRIGG	ER INPUTS WITH HYSTERESIS)				
V _{IL}	Input low voltage			0.6	0.7	V
V _{IH}	Input high voltage		2			V
V _{HYS}	Input hysteresis			0.45		V
IIL	Input low current	VIN = 0	-20		20	μA
I _{IH}	Input high current	VIN = 3.3 V			100	μA
R _{PD}	Pulldown resistance			100		kΩ
nFAULT	OUTPUT (OPEN-DRAIN OUTPU	Γ	·			
V _{OL}	Output low voltage	$I_{O} = 5 \text{ mA}$			0.5	V
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μA
SDATAO	OUT OUTPUT (OPEN-DRAIN OUT	PUT WITH INTERNAL PULLUP)				
V _{OL}	Output low voltage	$I_0 = 5 \text{ mA}$			0.5	V
V _{OH}	Output high voltage	$I_0 = 100 \ \mu A, \ V_M = 24 \ V$		4.5		V
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μA
LOW-SID	DE FETS					
D		$V_{M} = 24 \text{ V}, I_{O} = 700 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		0.5		Ω
R _{DS(ON)}	FET on resistance	$V_{M} = 24 \text{ V}, I_{O} = 700 \text{ mA}, T_{J} = 85^{\circ}\text{C}$		0.75	0.8	Ω
I _{OFF}	Off-state leakage current		-50		50	μA
HIGH-SI	DE DIODES					
V _F	Diode forward voltage	$V_{M} = 24 \text{ V}, I_{O} = 700 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		1.2		V
I _{OFF}	Off-state leakage current	$V_{M} = 24 V, T_{J} = 25^{\circ}C$	-50		50	μA
OUTPUT	S					
t _R	Rise time	$V_M = 24 \text{ V}, I_O = 700 \text{ mA}, \text{Resistive load}$	50		300	ns
t _F	Fall time	$V_M = 24 \text{ V}, I_O = 700 \text{ mA}, \text{Resistive load}$	50		300	ns
PROTEC	TION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		2.3		3.8	А
t _{OCP}	Overcurrent protection deglitch time			3.5		μs
t _{RETRY}	Overcurrent protection retry time			1.2		ms
t _{TSD}	Thermal shutdown temperature	Die temperature ⁽¹⁾	150	160	180	°C

(1) Not production tested.

Copyright © 2011, Texas Instruments Incorporated

5

SLVSAW4A-JULY 2011-REVISED JULY 2011

www.ti.com

NSTRUMENTS

EXAS

TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

NO.	PARAMETER	DESCRIPTION	MIN MAX	UNIT
1	t _{CYC}	Clock cycle time	62	ns
2	t _{CLKH}	Clock high time	25	ns
3	t _{CLKL}	Clock low time	25	ns
4	t _{SU(SDATIN)}	Setup time, SDATIN to SCLK	5	ns
5	t _{H(SDATIN)}	Hold time, SDATIN to SCLK	1	ns
6	t _{D(SDATOUT)}	Delay time, SCLK to SDATOUT	15	ns
7	t _{W(LATCH)} Pulse width, LATCH		200	ns
8	t _{OE(ENABLE)}			ns
9	t _{D(LATCH)}	Delay time, LATCH to output change	50	ns
-	t _{RESET} RESET pulse width		20	μs
10	t _{D(RESET)}	RESET) Reset delay before clock		μs
11	t _{STARTUP}	Startup delay VM applied before clock	55	μs

(1) Not production tested.




Figure 1. DRV8804 Timing Requirements

Brouct Folger Lik(1: DRV8 04

Submit Documentation Feedback



FUNCTIONAL DESCRIPTION

Output Drivers

The DRV8804 contains four protected low-side drivers. Each output has an integrated clamp diode connected to a common pin, VCLAMP.

VCLAMP can be connected to the main power supply voltage, VM. It can also be connected to a zener or TVS diode to VM, allowing the switch voltage to exceed the main supply voltage VM. This connection can be beneficial when driving loads that require very fast current decay, such as unipolar stepper motors.

In all cases, the voltage on the outputs must not be allowed to exceed the maximum output voltage specification.

Serial Interface Operation

The DRV8804 is controlled with a simple serial interface. Logically, the interface is shown in Figure 2.




Figure 2. Serial Interface Operation

Data is shifted into a temporary holding shift register in the part using the SDATIN pin, one bit at each rising edge of the SCLK pin. Data is simultaneously shifted out of the SDATOUT pin, allowing multiple devices to be daisy-chained onto one serial port. Note that the SDTAOUT pin has a weak pullup to an internal power supply, which can support driving another DRV8804 SDATAIN pin at clock frequencies of up to 1 MHz without an external pullup. To operate at faster than 1-MHz clock frequency, or to interface to devices operating at other supply voltages, a pullup resistor of approximately 1 k Ω to the chosen logic supply voltage should be used.

A rising edge on the LATCH pin latches the data from the temporary shift register into the output stage.



SLVSAW4A-JULY 2011-REVISED JULY 2011



nENBL and RESET Operation

The nENBL pin enables or disables the output drivers. nENBL must be low to enable the outputs. nENBL does not affect the operation of the serial interface logic. Note that nENBL has an internal pulldown.

The RESET pin, when driven active high, resets internal logic, including the OCP fault. All serial interface registers are cleared. Note that RESET has an internal pulldown. An internal power-up reset is also provided, so it is not required to drive RESET at power-up.

Protection Circuits

The DRV8804 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the t_{OCP} deglitch time (approximately 3.5 µs), the driver will be disabled and the nFAULT pin will be driven low. The driver will remain disabled for the t_{RETRY} retry time (approximately 1.2 ms), then the fault will be automatically cleared. The fault will be cleared immediately if either RESET pin is activated or VM is removed and re-applied.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all output FETs will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level, operation will automatically resume.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VM rises above the UVLO threshold.



THERMAL INFORMATION

Thermal Protection

The DRV8804 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8804 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation of each FET when running a static load can be roughly estimated by Equation 1:

$$P = R_{DS(ON)} \bullet (I_{OUT})^2$$

(1)

where P is the power dissipation of one FET, $R_{DS(ON)}$ is the resistance of each FET, and I_{OUT} is equal to the average current drawn by the load. Note that at start-up and fault conditions this current is much higher than normal running current; these peak currents and their duration also need to be taken into consideration. When driving more than one load simultaneously, the power in all active output stages must be summed.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The DRV8804 package uses a standard SOIC outline, but has the center pins internally fused to the die pad in order to more efficiently remove heat from the device. The two center leads on each side of the package should be connected together to as large a copper area on the PCB as is possible to remove heat from the device. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

roluct Folger Link(A: DRV8/04

In general, the more copper area that can be provided, the more power can be dissipated.



Submit Documentation Feedback



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
DRV8804DW	PREVIEW	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV8804DWR	PREVIEW	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connctivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	-0- #

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

www.BDTIC.com/TI