

双通道 H 桥电机驱动器

 查询样品: **DRV8833**

特性

- 双通道 H 桥电流控制电机驱动器
 - 能够驱动两个直流(DC) 电机或一个步进电机
 - 低 MOSFET 导通电阻
 - HS + LS 360 mΩ
- 每个 H 桥的输出电流为 **1.5-A RMS、2APP** (在 $V_M = 5V$ 和 $25^\circ C$ 条件下)
- 宽电源电压范围:
2.7V 至 10.8V
- **PWM** 绕组电流调节/限制

- 耐热性能增强型表面贴装式封装

应用

- 电池供电式玩具
- **POS** 打印机
- 视频安保摄像机
- 办公自动化设备
- 游戏机
- 机器人

说明

DRV8833 为玩具、打印机及其他机电一体化应用提供了一款双通道桥式电机驱动器解决方案。

该器件具有两个 H 桥驱动器，并能够驱动两个直流 (DC) 电刷电机、一个双极性步进电机、螺线管或其他电感性负载。

每个 H 桥的输出驱动器模块由 N 沟道功率 MOSFET 组成，这些 MOSFET 被配置成一个 H 桥，以驱动电机绕组。每个 H 桥都包括用于调节或限制绕组电流的电路。

借助正确的 PCB 设计，DRV8833 的每个 H 桥能够连续提供高达 **1.5-A RMS** (或 DC) 的驱动电流 (在 $25^\circ C$ 和采用一个 $5V V_M$ 电源时)。每个 H 桥可支持高达 **2A** 的峰值电流。在较低的 V_M 电压条件下，电流供应能力略有下降。

该器件提供了利用一个故障输出引脚实现的内部关断功能，用于：过流保护、短路保护、欠压闭锁和过热。另外，还提供了一种低功耗睡眠模式。

DRV8833 内置于 16 引脚 HTSSOP 封装或采用 PowerPAD™ 的 QFN 封装 (绿色环保: RoHS 和无 Sb / Br)。

订购信息⁽¹⁾

T_A	封装 ⁽²⁾		可订购部件号	正面标记
-40°C 至 85°C	PowerPAD™ (HTSSOP) - PWP	2000 卷带	DRV8833PWPR	DRV8833
		Tube of 90	DRV8833PWP	
	PowerPAD™ (QFN) - RTY	3000 卷带	DRV8833RTYR	8833
		Reel of 250	DRV8833RTYT	

(1) 如需了解最新的封装及订购信息，敬请查看本文档末的“封装选项附录”，或查看 TI 网站 www.ti.com.cn。

(2) 封装图样、热数据和符号可登录 www.ti.com/packaging 获取。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processes may not necessarily include testing of all parameters.

Copyright © 2011, Texas Instruments Incorporated
English Data Sheet: SLVSAR1A

www.BDTIC.com/TI

DEVICE INFORMATION
Functional Block Diagram





Table 1. TERMINAL FUNCTIONS


NAME	PIN (PWP)	PIN (RTY)	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND GROUND					
GND	13 PPAD	11 PPAD	-	Device ground	Both the GND pin and device PowerPAD must be connected to ground
VM	12	10	-	Device power supply	Connect to motor supply. A 10- μ F (minimum) ceramic bypass capacitor to GND is recommended.
VINT	14	12	-	Internal supply bypass	Bypass to GND with 2.2- μ F, 6.3-V capacitor
VCP	11	9	IO	High-side gate drive voltage	Connect a 0.01- μ F, 16-V (minimum) X7R ceramic capacitor to VM
CONTROL					
AIN1	16	14	I	Bridge A input 1	Logic input controls state of AOUT1. Internal pull-down.
AIN2	15	13	I	Bridge A input 2	Logic input controls state of AOUT2. Internal pull-down.
BIN1	9	7	I	Bridge B input 1	Logic input controls state of BOUT1. Internal pull-down.
BIN2	10	8	I	Bridge B input 2	Logic input controls state of BOUT2. Internal pull-down.
nSLEEP	1	15	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode and reset all internal logic. Internal pull-down.
STATUS					
nFAULT	8	6	OD	Fault output	Logic low when in fault condition (overtemp, overcurrent)
OUTPUT					
AISEN	3	1	IO	Bridge A ground / Isense	Connect to current sense resistor for bridge A, or GND if current control not needed
BISEN	6	4	IO	Bridge B ground / Isense	Connect to current sense resistor for bridge B, or GND if current control not needed
AOUT1	2	16	O	Bridge A output 1	Connect to motor winding A
AOUT2	4	2	O	Bridge A output 2	
BOUT1	7	5	O	Bridge B output 1	Connect to motor winding B
BOUT2	5	3	O	Bridge B output 2	

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

PWP PACKAGE
(TOP VIEW)



RTY PACKAGE
(TOP VIEW)



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾

		VALUE	UNIT
VM	Power supply voltage range	–0.3 to 11.8	V
	Digital input pin voltage range	–0.5 to 7	V
	xISEN pin voltage	–0.3 to 0.5	V
	Peak motor drive output current	Internally limited	A
T _J	Operating virtual junction temperature range	–40 to 150	°C
T _A	Operating ambient temperature range	–40 to 85	°C
T _{stg}	Storage temperature range	–60 to 150	°C

- Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
- All voltage values are with respect to network ground terminal.

THERMAL INFORMATION

THERMAL METRIC		PWP	RTY	UNITS
		16 PINS	16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽¹⁾	40.5	37.2	°C/W
θ_{JcTop}	Junction-to-case (top) thermal resistance ⁽²⁾	32.9	34.3	
θ_{JB}	Junction-to-board thermal resistance ⁽³⁾	28.8	15.3	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁴⁾	0.6	0.3	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁵⁾	11.5	15.4	
θ_{JcBot}	Junction-to-case (bottom) thermal resistance ⁽⁶⁾	4.8	3.5	

- The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

T_A = 25°C, over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _M	Motor power supply voltage range ⁽¹⁾	2.7		10.8	V
V _{DIGIN}	Digital input pin voltage range	–0.3		5.75	V
I _{OUT}	Continuous RMS or DC output current per bridge ⁽²⁾			1.5	A

- Note that R_{DS(ON)} increases and maximum output current is reduced at VM supply voltages below 5 V.
- V_M = 5 V, power dissipation and thermal limits must be observed.

ELECTRICAL CHARACTERISTICS

T_A = 25°C, over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
POWER SUPPLY							
I _{VM}	VM operating supply current	V _M = 5 V, xIN1 = 0 V, xIN2 = 0 V		1.7	3	mA	
I _{VMQ}	VM sleep mode supply current	V _M = 5 V		1.6	2.5	μA	
V _{UVLO}	VM undervoltage lockout voltage	V _M falling			2.6	V	
V _{HYS}	VM undervoltage lockout hysteresis			90		mV	
LOGIC-LEVEL INPUTS							
V _{IL}	Input low voltage	nSLEEP			0.5	V	
		All other pins			0.7		
V _{IH}	Input high voltage	nSLEEP		2.5		V	
		All other pins		2			
V _{HYS}	Input hysteresis			0.4		V	
R _{PD}	Input pull-down resistance	nSLEEP		500		kΩ	
		All except nSLEEP		150			
I _{IL}	Input low current	VIN = 0			1	μA	
I _{IH}	Input high current	VIN = 3.3 V, nSLEEP		6.6	13	μA	
		VIN = 3.3 V, all except nSLEEP		16.5	33		
t _{DEG}	Input deglitch time ⁽¹⁾			450		ns	
nFAULT OUTPUT (OPEN-DRAIN OUTPUT)							
V _{OL}	Output low voltage	I _O = 5 mA			0.5	V	
I _{OH}	Output high leakage current	V _O = 3.3 V			1	μA	
H-BRIDGE FETS							
R _{DS(ON)}	HS FET on resistance	V _M = 5 V, I _O = 500 mA, T _J = 25°C		200		mΩ	
		V _M = 5 V, I _O = 500 mA, T _J = 85°C			325		
		V _M = 2.7 V, I _O = 500 mA, T _J = 25°C		250			
		V _M = 2.7 V, I _O = 500 mA, T _J = 85°C			350		
	LS FET on resistance	V _M = 5 V, I _O = 500 mA, T _J = 25°C		160			
		V _M = 5 V, I _O = 500 mA, T _J = 85°C			275		
		V _M = 2.7 V, I _O = 500 mA, T _J = 25°C		200			
		V _M = 2.7 V, I _O = 500 mA, T _J = 85°C			300		
I _{OFF}	Off-state leakage current	V _M = 5 V, T _J = 25°C, V _{OUT} = 0 V		-1	1	μA	
MOTOR DRIVER							
f _{PWM}	Current control PWM frequency	Internal PWM frequency		50		kHz	
t _R	Rise time	V _M = 5 V, 16 Ω to GND, 10% to 90% V _M		180		ns	
t _F	Fall time	V _M = 5 V, 16 Ω to GND, 10% to 90% V _M		160		ns	
t _{PROP}	Propagation delay INx to OUTx	V _M = 5 V		1.1		μs	
t _{DEAD}	Dead time ⁽¹⁾⁽²⁾	V _M = 5 V		450		ns	
PROTECTION CIRCUITS							
I _{OCP}	Overcurrent protection trip level			2	3.3	A	
t _{DEG}	OCP Deglitch time ⁽¹⁾				2.25	μs	
t _{OCP}	Overcurrent protection period				1.35	ms	
t _{TSD}	Thermal shutdown temperature	Die temperature		150	160	180	°C

(1) Not production tested.

(2) Internal dead time. External implementation is not necessary.

ELECTRICAL CHARACTERISTICS (continued)
 $T_A = 25^\circ\text{C}$, over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT CONTROL						
V_{TRIP}	xISEN trip voltage		160	200	240	mV
t_{BLANK}	Current sense blanking time			3.75		μs
SLEEP MODE						
t_{WAKE}	Startup time	nSLEEP inactive high to H-bridge on			1	ms

FUNCTIONAL DESCRIPTION

PWM Motor Drivers

DRV8833 contains two identical H-bridge motor drivers with current-control PWM circuitry. A block diagram of the circuitry is shown below:




Figure 1. Motor Control Circuitry

Bridge Control and Decay Modes

The AIN1 and AIN2 input pins control the state of the AOUT1 and AOUT2 outputs; similarly, the BIN1 and BIN2 input pins control the state of the BOUT1 and BOUT2 outputs. Table 2 shows the logic.

Table 2. H-Bridge Logic

xIN1	xIN2	xOUT1	xOUT2	FUNCTION
0	0	Z	Z	Coast/fast decay
0	1	L	H	Reverse
1	0	H	L	Forward
1	1	L	L	Brake/slow decay

The inputs can also be used for PWM control of the motor speed. When controlling a winding with PWM, when the drive current is interrupted, the inductive nature of the motor requires that the current must continue to flow. This is called recirculation current. To handle this recirculation current, the H-bridge can operate in two different states, fast decay or slow decay. In fast decay mode, the H-bridge is disabled and recirculation current flows through the body diodes; in slow decay, the motor winding is shorted.

To PWM using fast decay, the PWM signal is applied to one xIN pin while the other is held low; to use slow decay, one xIN pin is held high.

Table 3. PWM Control of Motor Speed

xIN1	xIN2	FUNCTION
PWM	0	Forward PWM, fast decay
1	PWM	Forward PWM, slow decay
0	PWM	Reverse PWM, fast decay
PWM	1	Reverse PWM, slow decay

Figure 2 shows the current paths in different drive and decay modes.




Figure 2. Decay Modes

Current Control

The current through the motor windings may be limited, or controlled, by a fixed-frequency PWM current regulation, or current chopping. For DC motors, current control is used to limit the start-up and stall current of the motor. For stepper motors, current control is often used at all times.

When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage and inductance of the winding. If the current reaches the current chopping threshold, the bridge disables the current until the beginning of the next PWM cycle. Note that immediately after the current is enabled, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at 3.75 μ s. This blanking time also sets the minimum on time of the PWM when operating in current chopping mode.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins with a reference voltage. The reference voltage is fixed at 200 mV.

The chopping current is calculated in Equation 1.

$$I_{CHOP} = \frac{200 \text{ mV}}{R_{ISENSE}} \tag{1}$$

Example:

If a 1- Ω sense resistor is used, the chopping current will be 200 mV/1 Ω = 200 mA.

Once the chopping current threshold is reached, the H-bridge switches to slow decay mode. Winding current is re-circulated by enabling both of the low-side FETs in the bridge. This state is held until the beginning of the next fixed-frequency PWM cycle.

Note that if current control is not needed, the xISEN pins should be connected directly to ground.

nSLEEP Operation

Driving nSLEEP low will put the device into a low power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, all internal logic is reset, and all internal clocks are stopped. All inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (up to 1 ms) needs to pass before the motor driver becomes fully operational. To make the board design simple, the nSLEEP can be pulled up to the supply (VM). It is recommended to use a pullup resistor when this is done. This resistor limits the current to the input in case VM is higher than 6.5 V. Internally, the nSLEEP pin has a 500-k Ω resistor to GND. It also has a clamping zener diode that clamps the voltage at the pin at 6.5 V. Currents greater than 250 μ A can cause damage to the input structure. Hence the recommended pullup resistor would be between 20 k Ω and 75 k Ω .

Protection Circuits

The DRV8833 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by limiting the gate drive. If this analog current limit persists for longer than the OCP deglitch time, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. The driver will be re-enabled after the OCP retry period (t_{OCP}) has passed. nFAULT becomes high again at this time. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal operation resumes and nFAULT remains deasserted. Please note that only the H-bridge in which the OCP is detected will be disabled while the other bridge will function normally.

Overcurrent conditions are detected independently on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Note that overcurrent protection does not use the current sense circuitry used for PWM current control, so functions even without presence of the xISEN resistors.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and all internal logic will be reset. Operation will resume when VM rises above the UVLO threshold. nFAULT is driven low in the event of an undervoltage condition.

APPLICATIONS INFORMATION

Parallel Mode

The two H-bridges in the DRV8833 can be connected in parallel for double the current of a single H-bridge. The internal dead time in the DRV8833 prevents any risk of cross-conduction (shoot-through) between the two bridges due to timing differences between the two bridges. The drawing below shows the connections.




Figure 3. Parallel Mode

THERMAL INFORMATION

Maximum Output Current

In actual operation, the maximum output current achievable with a motor driver is a function of die temperature. This in turn is greatly affected by ambient temperature and PCB design. Basically, the maximum motor current will be the amount of current that results in a power dissipation level that, along with the thermal resistance of the package and PCB, keeps the die at a low enough temperature to stay out of thermal shutdown.

The dissipation ratings given in the datasheet can be used as a guide to calculate the approximate maximum power dissipation that can be expected to be possible without entering thermal shutdown for several different PCB constructions. However, for accurate data, the actual PCB design must be analyzed via measurement or thermal simulation.

Thermal Protection

The DRV8833 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops by 45°C.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8833 is dominated by the DC power dissipated in the output FET resistance, or $R_{DS(ON)}$. There is additional power dissipated due to PWM switching losses, which are dependent on PWM frequency, rise and fall times, and VM supply voltages. These switching losses are typically on the order of 10% to 30% of the DC power dissipation.

The DC power dissipation of one H-bridge can be roughly estimated by [Equation 2](#).

$$P_{TOT} = (HS - R_{DS(ON)} \cdot I_{OUT(RMS)}^2) + (LS - R_{DS(ON)} \cdot I_{OUT(RMS)}^2) \quad (2)$$

where P_{TOT} is the total power dissipation, $HS - R_{DS(ON)}$ is the resistance of the high side FET, $LS - R_{DS(ON)}$ is the resistance of the low side FET, and $I_{OUT(RMS)}$ is the RMS output current being applied to the motor.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report [SLMA002](#), "PowerPAD™ Thermally Enhanced Package" and TI application brief [SLMA004](#), "PowerPAD™ Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
DRV8833PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
DRV8833PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
DRV8833RTYR	ACTIVE	QFN	RTY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	
DRV8833RTYT	ACTIVE	QFN	RTY	16	250	TBD	Call TI	Call TI	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8833PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8833PWPR	HTSSOP	PWP	16	2000	346.0	346.0	29.0

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



4073225-3/1 05/11

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA


PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-3/W 05/11


NOTE: A. All linear dimensions are in millimeters

 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4206276/B 03/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA

RTY (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4206277-2/E 03/11

NOTE: A. All linear dimensions are in millimeters

RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate designs.
 D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 F. Customers should contact their board fabrication site for solder mask tolerances.

重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合TI 标准保修的适用规范。仅在TI 保证的范围内, 且TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI 产品未获得用于关键的安全应用中的授权, 例如生命支持应用(在该类应用中一旦TI 产品故障将预计造成重大的人员伤亡), 除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示, 他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识, 并且认可和同意, 尽管任何应用相关信息或支持仍可能由TI 提供, 但他们将独力负责满足在关键安全应用中使用其产品及TI 产品所需的所有法律、法规和安全相关要求。此外, 购买者必须全额赔偿因在此类关键安全应用中使用TI 产品而对TI 及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用, 以及环境方面的产品, 除非TI 特别注明该产品属于“军用”或“增强型塑料”产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意, 对TI 未指定军用的产品进行军事方面的应用, 风险由购买者单独承担, 并且独力负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品, 除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意, 如果他们在汽车应用中使用任何未被指定的产品, TI 对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	http://www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	http://www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	http://www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	http://www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	http://www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	http://www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	http://www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	http://www.ti.com.cn/microcontrollers	无线通信	www.ti.com.cn/wireless
RFID 系统	http://www.ti.com.cn/rfidsys		
RF/IF 和 ZigBee® 解决方案	www.ti.com.cn/radiofre		
	TI E2E 工程师社区		http://e2e.ti.com/cn/

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122
Copyright © 2011 德州仪器 半导体技术(上海)有限公司

www.BDTIC.com/TI