

# Stellaris® LM4F122E5QC Microcontroller

DATA SHEET

### Copyright

Copyright © 2007-2011 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare® are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated
108 Wild Basin, Suite 350
Austin, TX 78746
http://www.ti.com/stellaris
http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm







### **Table of Contents**

tory	34
ocument	35
	35
nual	35
nents	35
Conventions	36
Architectural Overview	38
Stellaris LM4F Series Overview	38
LM4F122E5QC Microcontroller Features	40
Functional Overview	42
ARM Cortex-M4F	43
On-Chip Memory	45
Serial Communications Peripherals	46
System Integration	51
Analog	57
JTAG and ARM Serial Wire Debug	58
Packaging and Temperature	59
• • • • • • • • • • • • • • • • • • • •	
High-Level Block Diagram	59
Hardware Details	61
The Cortex-M4F Processor	62
Block Diagram	63
Overview	64
System-Level Interface	64
Integrated Configurable Debug	64
Trace Port Interface Unit (TPIU)	65
Cortex-M4F System Component Details	65
Programming Model	66
Processor Mode and Privilege Levels for Software Execution	66
Stacks	67
Register Map	67
Register Descriptions	69
Exceptions and Interrupts	85
Data Types	85
Memory Model	85
Memory Regions, Types and Attributes	88
Memory System Ordering of Memory Accesses	88
Behavior of Memory Accesses	88
Software Ordering of Memory Accesses	89
Bit-Banding	90
Data Storage	92
Synchronization Primitives	93
Exception Model	94
·	
Exception Types	95
	nual nents Conventions Architectural Overview Stellaris LM4F Series Overview LM4F122E5QC Microcontroller Features Functional Overview ARM Cortex-M4F On-Chip Memory Serial Communications Peripherals System Integration Analog JTAG and ARM Serial Wire Debug Packaging and Temperature Target Applications High-Level Block Diagram Hardware Details The Cortex-M4F Processor Block Diagram Overview System-Level Interface Integrated Configurable Debug Trace Port Interface Unit (TPIU) Cortex-M4F System Component Details Programming Model Processor Mode and Privilege Levels for Software Execution Stacks Register Map Register Descriptions Exceptions and Interrupts Data Types Memory Model Memory Regions, Types and Attributes Memory System Ordering of Memory Accesses Behavior of Memory Accesses Software Ordering of Memory Accesses Behavior of Memory Accesses Bit-Banding Data Storage Synchronization Primitives Exception States Exception States Exception Types

2.5.3	Exception Handlers	
2.5.4	Vector Table	99
2.5.5	Exception Priorities	100
2.5.6	Interrupt Priority Grouping	101
2.5.7	Exception Entry and Return	101
2.6	Fault Handling	104
2.6.1	Fault Types	105
2.6.2	Fault Escalation and Hard Faults	105
2.6.3	Fault Status Registers and Fault Address Registers	106
2.6.4	Lockup	106
2.7	Power Management	107
2.7.1	Entering Sleep Modes	107
2.7.2	Wake Up from Sleep Mode	
2.7.3	The Wake-Up Interrupt Controller	
2.8	Instruction Set Summary	
3	Cortex-M4 Peripherals	
3.1	Functional Description	
3.1.1	System Timer (SysTick)	
3.1.2	Nested Vectored Interrupt Controller (NVIC)	
3.1.3	System Control Block (SCB)	
3.1.4	Memory Protection Unit (MPU)	
3.1.5	Floating-Point Unit (FPU)	
3.2	Register Map	
3.3	System Timer (SysTick) Register Descriptions	
3.4	NVIC Register Descriptions	
3.5	System Control Block (SCB) Register Descriptions	
3.6	Memory Protection Unit (MPU) Register Descriptions	
3.7	Floating-Point Unit (FPU) Register Descriptions	
	JTAG Interface	
<b>4</b> 4.1	Block Diagram	
4.1 4.2	Signal Description	
	· · ·	
4.3 4.3.1	Functional Description	
4.3.2	JTAG TAP Controller	
4.3.3	Shift Registers	
4.3.4	Operational Considerations	
4.4	Initialization and Configuration	
4.5	Register Descriptions	
4.5.1	Instruction Register (IR)	
4.5.2	Data Registers	
5	System Control	
5.1	Signal Description	206
5.2	Functional Description	
5.2.1	Device Identification	
5.2.2	Reset Control	
5.2.3	Non-Maskable Interrupt	
5.2.4	Power Control	212
5.2.5	Clock Control	213

5.2.6	System Control	220
5.3	Initialization and Configuration	222
5.4	Register Map	
5.5	Register Descriptions	228
6	System Exception Module	488
6.1	Functional Description	488
6.2	Register Map	488
6.3	Register Descriptions	488
7	Hibernation Module	496
7.1	Block Diagram	
7.2	Signal Description	
7.3	Functional Description	
7.3.1	Register Access Timing	
7.3.2	Hibernation Clock Source	
7.3.3	System Implementation	
7.3.4	Battery Management	
7.3.5	Real-Time Clock	
7.3.6	Battery-Backed Memory	
7.3.7	Power Control Using HIB	
7.3.8	Power Control Using VDD3ON Mode	
7.3.9	Initiating Hibernate	
7.3.10	Interrupts and Status	
7.4	Initialization and Configuration	
7.4.1	Initialization	
7.4.2	RTC Match Make Up from Hibernation)	
7.4.3 7.4.4	RTC Match/Wake-Up from Hibernation	
7.4.5	External Wake-Up from Hibernation	
7. <del>4</del> .5 7.5	Register Map	
7.5 7.6	Register Descriptions	
_	-	
8	Internal Memory	
8.1 8.2	Block Diagram	
8.2.1	Functional Description	-07
8.2.2	ROM	
8.2.3	Flash Memory	
8.2.4	EEPROM	
8.3	Register Map	
8.4	Flash Memory Register Descriptions (Flash Control Offset)	
8.5	EEPROM Register Descriptions (EEPROM Offset)	
8.6	Memory Register Descriptions (System Control Offset)	
9	Micro Direct Memory Access (µDMA)	
<b>9</b> .1	Block Diagram	
9.1	Functional Description	
9.2.1	Channel Assignments	
9.2.2	Priority	
9.2.3	Arbitration Size	

9.2.4	Request Types	586
9.2.5	Channel Configuration	586
9.2.6	Transfer Modes	588
9.2.7	Transfer Size and Increment	596
9.2.8	Peripheral Interface	596
9.2.9	Software Request	596
9.2.10	Interrupts and Errors	597
9.3	Initialization and Configuration	597
9.3.1	Module Initialization	597
9.3.2	Configuring a Memory-to-Memory Transfer	598
9.3.3	Configuring a Peripheral for Simple Transmit	599
9.3.4	Configuring a Peripheral for Ping-Pong Receive	601
9.3.5	Configuring Channel Assignments	603
9.4	Register Map	603
9.5	μDMA Channel Control Structure	605
9.6	μDMA Register Descriptions	
10	General-Purpose Input/Outputs (GPIOs)	646
10.1	Signal Description	
10.2	Functional Description	
10.2.1	Data Control	
10.2.2		
10.2.3	Mode Control	
	Commit Control	
	Pad Control	
10.2.6	Identification	
10.3	Initialization and Configuration	
10.4	Register Map	
10.5	Register Descriptions	
11	General-Purpose Timers	
11.1	Block Diagram	
11.2	Signal Description	
11.3	Functional Description	
11.3.1	GPTM Reset Conditions	
11.3.1		
	Wait-for-Trigger Mode	
11.3.4	Synchronizing GP Timer Blocks	
	·	
	Accessing Concatenated 16/32-Bit GPTM Register Values	
11.3.7	· · · · · · · · · · · · · · · · · · ·	
11.4	Initialization and Configuration	
11.4.1	One-Shot/Periodic Timer Mode	
11.4.2	Input Edge-Count Mode	
11.4.4	Input Edge Timing Mode	
	PWM Mode	
11.5	Register Map	
11.5	· ·	724 725

12	Watchdog Timers	
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Register Access Timing	
12.3	Initialization and Configuration	
12.4	Register Map	
12.5	Register Descriptions	
13	Analog-to-Digital Converter (ADC)	
13.1	Block Diagram	
13.2	Signal Description	
13.3	Functional Description	
	Sample Sequencers	
	Module Control	
	Hardware Sample Averaging Circuit	
	Analog-to-Digital Converter	
	Differential Sampling	
	Internal Temperature Sensor	
	Digital Comparator Unit	
13.4	Initialization and Configuration	
13.4.1	Module Initialization	
	Sample Sequencer Configuration	
13.5	Register Map	
13.6	Register Descriptions	
14	Universal Asynchronous Receivers/Transmitters (UARTs)	
14.1	Block Diagram	
14.2	Signal Description	
14.3 14.3.1	Functional Description	
-	Transmit/Receive Logic	
	Data Transmission	
	Serial IR (SIR)	
	ISO 7816 Support	
	Modem Handshake Support	
	LIN Support	
	9-Bit UART Mode	
	FIFO Operation	
	Interrupts	
	Loopback Operation	
	DMA Operation	
	Initialization and Configuration	
	Register Map	
14.6	Register Descriptions	
15	Synchronous Serial Interface (SSI)	950
<b>15</b> 15.1	Synchronous Serial Interface (SSI)	
15.1	Block Diagram	951
15.1 15.2	Block Diagram	951 951
15.1 15.2 15.3	Block Diagram	951 951 952

15.3.3	Interrupts	953
15.3.4	Frame Formats	954
15.3.5	DMA Operation	961
15.4	Initialization and Configuration	962
15.5	Register Map	963
15.6	Register Descriptions	964
16	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	993
16.1	Block Diagram	
16.2	Signal Description	
16.3	Functional Description	
16.3.1	I <sup>2</sup> C Bus Functional Overview	
16.3.2	Available Speed Modes	
16.3.3	Interrupts	
	Loopback Operation	
16.3.5	Command Sequence Flow Charts	
16.4	Initialization and Configuration	
16.5	Register Map	
16.6	Register Descriptions (I <sup>2</sup> C Master)	
16.7	Register Descriptions (I <sup>2</sup> C Slave)	
16.8	Register Descriptions (I <sup>2</sup> C Status and Control)	
	·	
<b>17</b> 17.1	Controller Area Network (CAN) Module	
17.1	Signal Description	
17.2	Functional Description	
17.3.1	Initialization	
17.3.1	Operation	
	Transmitting Message Objects	
	Configuring a Transmit Message Object	
	Updating a Transmit Message Object	
	Accepting Received Message Objects	
	Receiving a Data Frame	
	Receiving a Remote Frame	
	Receive/Transmit Priority	
	Configuring a Receive Message Object	
	Handling of Received Message Objects	
	! Handling of Interrupts	
	F Test Mode	
	Bit Timing Configuration Error Considerations	
	Bit Time and Bit Rate	
	Calculating the Bit Timing Parameters	
17.4	Register Map	
17.5	CAN Register Descriptions	
18	Universal Serial Bus (USB) Controller	
18.1	Block Diagram	
18.2	Signal Description	
18.3	Functional Description	
	Operation	. 1007 1087

В	Ordering and Contact Information	1255
Α	Register Quick Reference	1213
23.18.1	Preliminary Current Consumption	1210
23.18	Current Consumption	
23.17	Analog Comparator	1210
23.16	Universal Serial Bus (USB) Controller	
23.15	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	
23.14	Synchronous Serial Interface (SSI)	
23.12	Analog-to-Digital Converter (ADC)	
23.11 23.12	Flash Memory and EEPROM	
23.10	Hibernation Module	
23.9	Sleep Modes	
23.8.7	·	
23.8.6	System Clock Specification with ADC Operation	
23.8.5	Main Oscillator Specifications	
23.8.4	Hibernation Clock Source Specifications	
23.8.3	Internal 30-kHz Oscillator Specifications	
23.8.2	PIOSC Specifications	
23.8.1	PLL Specifications	
23.8	Clocks	
23.0 23.7	On-Chip Low Drop-Out (LDO) Regulator	
23.5 23.6	Reset	
23.4 23.5	JTAG and Boundary Scan  Power and Brown-Out	
23.3	Load Conditions	
23.2	Recommended Operating Conditions	
23.1	Maximum Ratings	
23	Electrical Characteristics	_
22	Operating Characteristics	
21.1	Connections for Unused Signals	
21	Signal Tables	
20	Pin Diagram	
19.5 19.6	Register Descriptions	
19.4 19.5	Initialization and Configuration	
19.3.1	Internal Reference Programming	
19.3	Functional Description	
19.2	Signal Description	
19.1	Block Diagram	
19	Analog Comparators	
18.6	Register Descriptions	1097
18.5	Register Map	
18.4.1	Endpoint Configuration	
18.4	Initialization and Configuration	
18.3.2	DMA Operation	1092

B.1	Ordering Information	1255
	Part Markings	
	Kits	
B.4	Support Information	1256
С	Package Information	1257
C.1	100-Pin LQFP Package	1257
	Package Dimensions	

# **List of Figures**

Figure 1-1.	Stellaris LM4F Block Diagram	38
Figure 1-2.	Stellaris LM4F122E5QC Microcontroller High-Level Block Diagram	60
Figure 2-1.	CPU Block Diagram	64
Figure 2-2.	TPIU Block Diagram	65
Figure 2-3.	Cortex-M4F Register Set	68
Figure 2-4.	Bit-Band Mapping	92
Figure 2-5.	Data Storage	93
Figure 2-6.	Vector Table	100
Figure 2-7.	Exception Stack Frame	103
Figure 3-1.	SRD Use Example	122
Figure 3-2.	FPU Register Bank	125
Figure 4-1.	JTAG Module Block Diagram	195
Figure 4-2.	Test Access Port State Machine	198
Figure 4-3.	IDCODE Register Format	204
Figure 4-4.	BYPASS Register Format	204
Figure 4-5.	Boundary Scan Register Format	205
Figure 5-1.	Basic RST Configuration	209
Figure 5-2.	External Circuitry to Extend Power-On Reset	209
Figure 5-3.	Reset Circuit Controlled by Switch	210
Figure 5-4.	Power Architecture	
Figure 5-5.	Main Clock Tree	215
Figure 5-6.	Module Clock Selection	222
Figure 7-1.	Hibernation Module Block Diagram	497
Figure 7-2.	Using a Crystal as the Hibernation Clock Source with a Single Battery Source	500
Figure 7-3.	Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON	
_	Mode	500
Figure 7-4.	Using a Regulator for Both V <sub>DD</sub> and V <sub>BAT</sub>	501
Figure 8-1.	Internal Memory Block Diagram	526
Figure 8-2.	EEPROM Block Diagram	527
Figure 9-1.	μDMA Block Diagram	583
Figure 9-2.	Example of Ping-Pong µDMA Transaction	589
Figure 9-3.	Memory Scatter-Gather, Setup and Configuration	591
Figure 9-4.	Memory Scatter-Gather, µDMA Copy Sequence	592
Figure 9-5.	Peripheral Scatter-Gather, Setup and Configuration	594
Figure 9-6.	Peripheral Scatter-Gather, µDMA Copy Sequence	595
Figure 10-1.	Digital I/O Pads	650
Figure 10-2.	Analog/Digital I/O Pads	651
Figure 10-3.	GPIODATA Write Example	652
Figure 10-4.	GPIODATA Read Example	652
Figure 11-1.	GPTM Module Block Diagram	705
Figure 11-2.	Reading the RTC Value	712
Figure 11-3.	Input Edge-Count Mode Example, Counting Down	713
Figure 11-4.	16-Bit Input Edge-Time Mode Example	715
Figure 11-5.	16-Bit PWM Mode Example	716
Figure 11-6.	CCP Output, GPTMTnMATCHR > GPTMTnILR	716
Figure 11-7.	CCP Output, GPTMTnMATCHR = GPTMTnILR	717

Figure 11-8.	CCP Output, GPTMTnILR > GPTMTnMATCHR	717
Figure 11-9.	Timer Daisy Chain	. 718
Figure 12-1.	WDT Module Block Diagram	. 773
Figure 13-1.	Implementation of Two ADC Blocks	798
Figure 13-2.	ADC Module Block Diagram	799
Figure 13-3.	ADC Sample Phases	. 803
Figure 13-4.	Doubling the ADC Sample Rate	803
Figure 13-5.	Skewed Sampling	804
Figure 13-6.	Sample Averaging Example	. 805
Figure 13-7.	ADC Input Equivalency Diagram	806
Figure 13-8.	ADC Voltage Reference	. 806
Figure 13-9.	ADC Conversion Result	. 807
Figure 13-10.	Differential Voltage Representation	. 809
Figure 13-11.	Internal Temperature Sensor Characteristic	810
Figure 13-12.	Low-Band Operation (CIC=0x0)	812
Figure 13-13.	Mid-Band Operation (CIC=0x1)	. 813
Figure 13-14.	High-Band Operation (CIC=0x3)	814
Figure 14-1.	UART Module Block Diagram	
Figure 14-2.	UART Character Frame	. 886
Figure 14-3.	IrDA Data Modulation	888
Figure 14-4.	LIN Message	. 890
Figure 14-5.	LIN Synchronization Field	891
Figure 15-1.	SSI Module Block Diagram	951
Figure 15-2.	TI Synchronous Serial Frame Format (Single Transfer)	955
Figure 15-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 15-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	956
Figure 15-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 15-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	957
Figure 15-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 15-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 15-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	959
Figure 15-10.	MICROWIRE Frame Format (Single Frame)	960
Figure 15-11.	MICROWIRE Frame Format (Continuous Transfer)	961
Figure 15-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	961
Figure 16-1.	I <sup>2</sup> C Block Diagram	. 994
Figure 16-2.	I <sup>2</sup> C Bus Configuration	. 995
Figure 16-3.	START and STOP Conditions	
Figure 16-4.	Complete Data Transfer with a 7-Bit Address	
Figure 16-5.	R/S Bit in First Byte	
Figure 16-6.	Data Validity During Bit Transfer on the I <sup>2</sup> C Bus	
Figure 16-7.	Master Single TRANSMIT	
Figure 16-8.	Master Single RECEIVE	
Figure 16-9.	Master TRANSMIT with Repeated START	
•	Master RECEIVE with Repeated START	
	Master RECEIVE with Repeated START after TRANSMIT with Repeated	
<b>J</b> =	START	1005
Figure 16-12.	Master TRANSMIT with Repeated START after RECEIVE with Repeated	1000

Figure 16-13.	Slave Command Sequence	1007
Figure 17-1.	CAN Controller Block Diagram	
Figure 17-2.	CAN Data/Remote Frame	
Figure 17-3.	Message Objects in a FIFO Buffer	
Figure 17-4.	CAN Bit Time	
Figure 18-1.	USB Module Block Diagram	1086
Figure 19-1.	Analog Comparator Module Block Diagram	
Figure 19-2.	Structure of Comparator Unit	
Figure 19-3.	Comparator Internal Reference Structure	
Figure 20-1.	100-Pin LQFP Package Pin Diagram	
Figure 23-1.	Load Conditions	
Figure 23-2.	JTAG Test Clock Input Timing	1193
Figure 23-3.	JTAG Test Access Port (TAP) Timing	1194
Figure 23-4.	Power-On and Brown-Out Reset and Voltage Parameters	1195
Figure 23-5.	Brown-Out Reset Timing	
Figure 23-6.	External Reset Timing (RST)	1196
Figure 23-7.	Software Reset Timing	1196
Figure 23-8.	Watchdog Reset Timing	1196
Figure 23-9.	MOSC Failure Reset Timing	1196
Figure 23-10.	Hibernation Module Timing	1202
Figure 23-11.	ADC External Reference Filtering	1206
Figure 23-12.	ADC Input Equivalency Diagram	1207
	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing	
	Measurement	1208
Figure 23-14.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	1208
Figure 23-15.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	1209
Figure 23-16.	I <sup>2</sup> C Timing	1210
Figure C-1	Stellaris I M4F122F5OC 100-Pin I OFP Package Dimensions	1257

### **List of Tables**

Table 1.	Revision History	34
Table 2.	Documentation Conventions	36
Table 1-1.	Stellaris LM4F Device Series	39
Table 1-2.	Stellaris LM4F120 Series	39
Table 1-3.	Stellaris LM4F Family of Devices	39
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	67
Table 2-2.	Processor Register Map	68
Table 2-3.	PSR Register Combinations	74
Table 2-4.	Memory Map	85
Table 2-5.	Memory Access Behavior	88
Table 2-6.	SRAM Memory Bit-Banding Regions	90
Table 2-7.	Peripheral Memory Bit-Banding Regions	91
Table 2-8.	Exception Types	96
Table 2-9.	Interrupts	97
Table 2-10.	Exception Return Behavior	104
Table 2-11.	Faults	105
Table 2-12.	Fault Status and Fault Address Registers	106
Table 2-13.	Cortex-M4F Instruction Summary	108
Table 3-1.	Core Peripheral Register Regions	116
Table 3-2.	Memory Attributes Summary	120
Table 3-3.	TEX, S, C, and B Bit Field Encoding	122
Table 3-4.	Cache Policy for Memory Attribute Encoding	123
Table 3-5.	AP Bit Field Encoding	123
Table 3-6.	Memory Region Attributes for Stellaris Microcontrollers	124
Table 3-7.	QNaN and SNaN Handling	127
Table 3-8.	Peripherals Register Map	128
Table 3-9.	Interrupt Priority Levels	158
Table 3-10.	Example SIZE Field Values	186
Table 4-1.	Signals for JTAG_SWD_SWO (100LQFP)	195
Table 4-2.	JTAG Port Pins State after Power-On Reset or RST assertion	196
Table 4-3.	JTAG Instruction Register Commands	202
Table 5-1.	Signals for System Control & Clocks (100LQFP)	206
Table 5-2.	Reset Sources	207
Table 5-3.	Clock Source Options	214
Table 5-4.	Possible System Clock Frequencies Using the SYSDIV Field	216
Table 5-5.	Examples of Possible System Clock Frequencies Using the SYSDIV2 Field	216
Table 5-6.	Examples of Possible System Clock Frequencies with DIV400=1	217
Table 5-7.	System Control Register Map	223
Table 5-8.	RCC2 Fields that Override RCC Fields	279
Table 6-1.	System Exception Register Map	488
Table 7-1.	Signals for Hibernate (100LQFP)	497
Table 7-2.	Counter Behavior with a TRIM Value of 0x8003	
Table 7-3.	Counter Behavior with a TRIM Value of 0x7FFC	503
Table 7-4.	Hibernation Module Clock Operation	506
Table 7-5.	Hibernation Module Register Map	507
Table 8-1.	Flash Memory Protection Policy Combinations	530

Table 8-2.	User-Programmable Flash Memory Resident Registers	533
Table 8-3.	Flash Register Map	538
Table 9-1.	μDMA Channel Assignments	584
Table 9-2.	Request Type Support	586
Table 9-3.	Control Structure Memory Map	587
Table 9-4.	Channel Control Structure	587
Table 9-5.	μDMA Read Example: 8-Bit Peripheral	596
Table 9-6.	μDMA Interrupt Assignments	597
Table 9-7.	Channel Control Structure Offsets for Channel 30	598
Table 9-8.	Channel Control Word Configuration for Memory Transfer Example	598
Table 9-9.	Channel Control Structure Offsets for Channel 7	599
Table 9-10.	Channel Control Word Configuration for Peripheral Transmit Example	600
Table 9-11.	Primary and Alternate Channel Control Structure Offsets for Channel 8	601
Table 9-12.	Channel Control Word Configuration for Peripheral Ping-Pong Receive Example	602
Table 9-13.	μDMA Register Map	
Table 10-1.	GPIO Pins With Non-Zero Reset Values	
Table 10-2.	GPIO Pins and Alternate Functions (100LQFP)	
Table 10-3.	GPIO Pad Configuration Examples	
Table 10-4.	GPIO Interrupt Configuration Example	
Table 10-5.	GPIO Pins With Non-Zero Reset Values	
Table 10-6.	GPIO Register Map	
Table 10-7.	GPIO Pins With Non-Zero Reset Values	
Table 10-8.	GPIO Pins With Non-Zero Reset Values	
Table 10-9.	GPIO Pins With Non-Zero Reset Values	
Table 10-10.	GPIO Pins With Non-Zero Reset Values	680
Table 10-11.	GPIO Pins With Non-Zero Reset Values	
Table 11-1.	Available CCP Pins	
Table 11-2.	Signals for General-Purpose Timers (100LQFP)	706
Table 11-3.	General-Purpose Timer Capabilities	708
Table 11-4.	16-Bit Timer With Prescaler Configurations	
Table 11-5.	32-Bit Timer (configured in 32/64-bit mode) With Prescaler Configurations	
Table 11-6.	Timeout Actions for GPTM Modes	
Table 11-7.	Timers Register Map	724
Table 12-1.	Watchdog Timers Register Map	775
Table 13-1.	Signals for ADC (100LQFP)	799
Table 13-2.	Samples and FIFO Depth of Sequencers	
Table 13-3.	Differential Sampling Pairs	808
Table 13-4.	ADC Register Map	815
Table 14-1.	Signals for UART (100LQFP)	885
Table 14-2.	Flow Control Mode	890
Table 14-3.	UART Register Map	895
Table 15-1.	Signals for SSI (100LQFP)	
Table 15-2.	SSI Register Map	
Table 16-1.	Signals for I2C (100LQFP)	
Table 16-2.	Examples of I <sup>2</sup> C Master Timer Period versus Speed Mode	
Table 16-3.	Inter-Integrated Circuit (I <sup>2</sup> C) Interface Register Map	
Table 16-4.	Write Field Decoding for I2CMCS[3:0] Field	

Table 17-1.	Signals for Controller Area Network (100LQFP)	1038
Table 17-2.	Message Object Configurations	1043
Table 17-3.	CAN Protocol Ranges	1051
Table 17-4.	CANBIT Register Values	1051
Table 17-5.	CAN Register Map	1055
Table 18-1.	Signals for USB (100LQFP)	1087
Table 18-2.	Remainder (MAXLOAD/4)	
Table 18-3.	Actual Bytes Read	
Table 18-4.	Packet Sizes That Clear RXRDY	1093
Table 18-5.	Universal Serial Bus (USB) Controller Register Map	1094
Table 19-1.	Signals for Analog Comparators (100LQFP)	1145
Table 19-2.	Internal Reference Voltage and ACREFCTL Field Values	1147
Table 19-3.	Analog Comparators Register Map	1149
Table 21-1.	GPIO Pins With Default Alternate Functions	
Table 21-2.	Signals by Pin Number	1161
Table 21-3.	Signals by Signal Name	1168
Table 21-4.	Signals by Function, Except for GPIO	1177
Table 21-5.	GPIO Pins and Alternate Functions	
Table 21-6.	Possible Pin Assignments for Alternate Functions	1186
Table 21-7.	Connections for Unused Signals (100-Pin LQFP)	
Table 22-1.	Temperature Characteristics	
Table 22-2.	Thermal Characteristics	
Table 22-3.	ESD Absolute Maximum Ratings	1190
Table 23-1.	Maximum Ratings	
Table 23-2.	Recommended DC Operating Conditions	
Table 23-3.	GPIO Current Restrictions	
Table 23-4.	GPIO Package Side Assignments	
Table 23-5.	JTAG Characteristics	
Table 23-6.	Power Characteristics	1194
Table 23-7.	Reset Characteristics	
Table 23-8.	LDO Regulator Characteristics	
Table 23-9.	Phase Locked Loop (PLL) Characteristics	
Table 23-10.	Actual PLL Frequency	
Table 23-11.	PIOSC Clock Characteristics	
Table 23-12.	30-kHz Clock Characteristics	1198
Table 23-13.	HIB Oscillator Input Characteristics	1198
Table 23-14.	Main Oscillator Input Characteristics	
Table 23-15.	Supported MOSC Crystal Frequencies	
Table 23-16.	System Clock Characteristics with ADC Operation	
Table 23-17.	System Clock Characteristics with USB Operation	
Table 23-18.	Sleep Modes AC Characteristics	
Table 23-19.	Hibernation Module Battery Characteristics	
Table 23-20.	Hibernation Module AC Characteristics	
Table 23-21.	Flash Memory Characteristics	
Table 23-22.	EEPROM Characteristics	
Table 23-23.	GPIO Module Characteristics	
Table 23-24.	ADC Electrical Characteristics	
	SSI Characteristics	1207

Table 23-26.	I <sup>2</sup> C Characteristics	1209
Table 23-27.	Analog Comparator Characteristics	1210
Table 23-28.	Analog Comparator Voltage Reference Characteristics	1210
Table 23-29.	Preliminary Current Consumption	1211
Table B-1.	Part Ordering Information	1255

# **List of Registers**

The Cortex	-M4F Processor	62
Register 1:	Cortex General-Purpose Register 0 (R0)	70
Register 2:	Cortex General-Purpose Register 1 (R1)	70
Register 3:	Cortex General-Purpose Register 2 (R2)	70
Register 4:	Cortex General-Purpose Register 3 (R3)	
Register 5:	Cortex General-Purpose Register 4 (R4)	70
Register 6:	Cortex General-Purpose Register 5 (R5)	70
Register 7:	Cortex General-Purpose Register 6 (R6)	70
Register 8:	Cortex General-Purpose Register 7 (R7)	70
Register 9:	Cortex General-Purpose Register 8 (R8)	70
Register 10:	Cortex General-Purpose Register 9 (R9)	
Register 11:	Cortex General-Purpose Register 10 (R10)	
Register 12:	Cortex General-Purpose Register 11 (R11)	
Register 13:	Cortex General-Purpose Register 12 (R12)	70
Register 14:	Stack Pointer (SP)	71
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	
Register 22:	Floating-Point Status Control (FPSC)	83
Cortex-M4	Peripherals	116
Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	132
Register 2:	SysTick Reload Value Register (STRELOAD), offset 0x014	134
Register 3:	SysTick Current Value Register (STCURRENT), offset 0x018	135
Register 4:	Interrupt 0-31 Set Enable (EN0), offset 0x100	136
Register 5:	Interrupt 32-63 Set Enable (EN1), offset 0x104	136
Register 6:	Interrupt 64-95 Set Enable (EN2), offset 0x108	136
Register 7:	Interrupt 96-127 Set Enable (EN3), offset 0x10C	136
Register 8:	Interrupt 128-131 Set Enable (EN4), offset 0x110	137
Register 9:	Interrupt 0-31 Clear Enable (DIS0), offset 0x180	138
Register 10:	Interrupt 32-63 Clear Enable (DIS1), offset 0x184	138
Register 11:	Interrupt 64-95 Clear Enable (DIS2), offset 0x188	138
Register 12:	Interrupt 96-127 Clear Enable (DIS3), offset 0x18C	138
Register 13:	Interrupt 128-131 Clear Enable (DIS4), offset 0x190	139
Register 14:	Interrupt 0-31 Set Pending (PEND0), offset 0x200	140
Register 15:	Interrupt 32-63 Set Pending (PEND1), offset 0x204	
Register 16:	Interrupt 64-95 Set Pending (PEND2), offset 0x208	140
Register 17:	Interrupt 96-127 Set Pending (PEND3), offset 0x20C	
Register 18:	Interrupt 128-131 Set Pending (PEND4), offset 0x210	141
Register 19:	Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280	142
Register 20:	Interment 22 C2 Clear Danding (LNDEND4) affect 0x204	140
•	Interrupt 32-63 Clear Pending (UNPEND1), offset 0x284	

Register 22:	Interrupt 96-127 Clear Pending (UNPEND3), offset 0x28C	142
Register 23:	Interrupt 128-131 Clear Pending (UNPEND4), offset 0x290	143
Register 24:	Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300	144
Register 25:	Interrupt 32-63 Active Bit (ACTIVE1), offset 0x304	144
Register 26:	Interrupt 64-95 Active Bit (ACTIVE2), offset 0x308	144
Register 27:	Interrupt 96-127 Active Bit (ACTIVE3), offset 0x30C	144
Register 28:	Interrupt 128-131 Active Bit (ACTIVE4), offset 0x310	145
Register 29:	Interrupt 0-3 Priority (PRI0), offset 0x400	146
Register 30:	Interrupt 4-7 Priority (PRI1), offset 0x404	146
Register 31:	Interrupt 8-11 Priority (PRI2), offset 0x408	146
Register 32:	Interrupt 12-15 Priority (PRI3), offset 0x40C	146
Register 33:	Interrupt 16-19 Priority (PRI4), offset 0x410	146
Register 34:	Interrupt 20-23 Priority (PRI5), offset 0x414	146
Register 35:	Interrupt 24-27 Priority (PRI6), offset 0x418	146
Register 36:	Interrupt 28-31 Priority (PRI7), offset 0x41C	146
Register 37:	Interrupt 32-35 Priority (PRI8), offset 0x420	146
Register 38:	Interrupt 36-39 Priority (PRI9), offset 0x424	146
Register 39:	Interrupt 40-43 Priority (PRI10), offset 0x428	146
Register 40:	Interrupt 44-47 Priority (PRI11), offset 0x42C	146
Register 41:	Interrupt 48-51 Priority (PRI12), offset 0x430	146
Register 42:	Interrupt 52-55 Priority (PRI13), offset 0x434	146
Register 43:	Interrupt 56-59 Priority (PRI14), offset 0x438	146
Register 44:	Interrupt 60-63 Priority (PRI15), offset 0x43C	
Register 45:	Interrupt 64-67 Priority (PRI16), offset 0x440	
Register 46:	Interrupt 68-71 Priority (PRI17), offset 0x444	148
Register 47:	Interrupt 72-75 Priority (PRI18), offset 0x448	148
Register 48:	Interrupt 76-79 Priority (PRI19), offset 0x44C	
Register 49:	Interrupt 80-83 Priority (PRI20), offset 0x450	148
Register 50:	Interrupt 84-87 Priority (PRI21), offset 0x454	
Register 51:	Interrupt 88-91 Priority (PRI22), offset 0x458	148
Register 52:	Interrupt 92-95 Priority (PRI23), offset 0x45C	148
Register 53:	Interrupt 96-99 Priority (PRI24), offset 0x460	
Register 54:	Interrupt 100-103 Priority (PRI25), offset 0x464	
Register 55:	Interrupt 104-107 Priority (PRI26), offset 0x468	148
Register 56:	Interrupt 108-111 Priority (PRI27), offset 0x46C	148
Register 57:	Interrupt 112-115 Priority (PRI28), offset 0x470	
Register 58:	Interrupt 116-119 Priority (PRI29), offset 0x474	
Register 59:	Interrupt 120-123 Priority (PRI30), offset 0x478	
Register 60:	Interrupt 124-127 Priority (PRI31), offset 0x47C	
Register 61:	Interrupt 128-131 Priority (PRI32), offset 0x480	
Register 62:	Software Trigger Interrupt (SWTRIG), offset 0xF00	
Register 63:	Auxiliary Control (ACTLR), offset 0x008	
Register 64:	CPU ID Base (CPUID), offset 0xD00	
Register 65:	Interrupt Control and State (INTCTRL), offset 0xD04	
Register 66:	Vector Table Offset (VTABLE), offset 0xD08	
Register 67:	Application Interrupt and Reset Control (APINT), offset 0xD0C	
Register 68:	System Control (SYSCTRL), offset 0xD10	
Register 69:	Configuration and Control (CFGCTRL), offset 0xD14	

Register 70:	System Handler Priority 1 (SYSPRI1), offset 0xD18	164
Register 71:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	165
Register 72:	System Handler Priority 3 (SYSPRI3), offset 0xD20	166
Register 73:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	167
Register 74:	Configurable Fault Status (FAULTSTAT), offset 0xD28	171
Register 75:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	177
Register 76:	Memory Management Fault Address (MMADDR), offset 0xD34	178
Register 77:	Bus Fault Address (FAULTADDR), offset 0xD38	179
Register 78:	MPU Type (MPUTYPE), offset 0xD90	180
Register 79:	MPU Control (MPUCTRL), offset 0xD94	181
Register 80:	MPU Region Number (MPUNUMBER), offset 0xD98	183
Register 81:	MPU Region Base Address (MPUBASE), offset 0xD9C	184
Register 82:	MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4	184
Register 83:	MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC	184
Register 84:	MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4	184
Register 85:	MPU Region Attribute and Size (MPUATTR), offset 0xDA0	186
Register 86:	MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8	186
Register 87:	MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0	
Register 88:	MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8	
Register 89:	Coprocessor Access Control (CPAC), offset 0xD88	
Register 90:	Floating-Point Context Control (FPCC), offset 0xF34	
Register 91:	Floating-Point Context Address (FPCA), offset 0xF38	
Register 92:	Floating-Point Default Status Control (FPDSC), offset 0xF3C	
System Co		
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Device Identification 1 (DID1), offset 0x004	
Register 3:	Device Capabilities 0 (DC0), offset 0x008	
Register 4:	Device Capabilities 1 (DC1), offset 0x010	
Register 5:	Device Capabilities 2 (DC2), offset 0x014	
Register 6:	Device Capabilities 3 (DC3), offset 0x014	
Register 7:	Device Capabilities 4 (DC4), offset 0x01C	
Register 8:	Device Capabilities 5 (DC5), offset 0x020	
Register 9:	Device Capabilities 6 (DC6), offset 0x024	
Register 10:	Device Capabilities 7 (DC7), offset 0x028	
Register 11:	Device Capabilities 8 (DC8), offset 0x02C	
Register 12:	Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 13:	Software Reset Control 0 (SRCR0), offset 0x040	
Register 14:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 15:	Software Reset Control 2 (SRCR2), offset 0x044	
Register 16:	Raw Interrupt Status (RIS), offset 0x050	
•		
Register 17: Register 18:	Interrupt Mask Control (IMC), offset 0x054	
•	Masked Interrupt Status and Clear (MISC), offset 0x058	
Register 19:	Reset Cause (RESC), offset 0x05C	
Register 20:	Run-Mode Clock Configuration (RCC), offset 0x060	
Register 21:	GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C	
Register 22:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	
Register 23:	Main Oscillator Control (MOSCCTL), offset 0x07C	
Register 24:	RUD WOOD COOK Gating Control Register D (RCGCO) offset DY100	283

Register 25:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	286
Register 26:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	290
Register 27:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	293
Register 28:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	296
Register 29:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	300
Register 30:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	303
Register 31:	Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	306
Register 32:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	310
Register 33:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	313
Register 34:	System Properties (SYSPROP), offset 0x14C	315
Register 35:	Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150	316
Register 36:	Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154	318
Register 37:	PLL Frequency 0 (PLLFREQ0), offset 0x160	319
Register 38:	PLL Frequency 1 (PLLFREQ1), offset 0x164	320
Register 39:	PLL Status (PLLSTAT), offset 0x168	321
Register 40:	Device Capabilities 9 (DC9), offset 0x190	322
Register 41:	Non-Volatile Memory Information (NVMSTAT), offset 0x1A0	324
Register 42:	Watchdog Timer Peripheral Present (PPWD), offset 0x300	325
Register 43:	16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER), offset 0x304	
Register 44:	General-Purpose Input/Output Peripheral Present (PPGPIO), offset 0x308	
Register 45:	Micro Direct Memory Access Peripheral Present (PPDMA), offset 0x30C	331
Register 46:	Hibernation Peripheral Present (PPHIB), offset 0x314	332
Register 47:	Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART), offset 0x318	. 333
Register 48:	Synchronous Serial Interface Peripheral Present (PPSSI), offset 0x31C	335
Register 49:	Inter-Integrated Circuit Peripheral Present (PPI2C), offset 0x320	337
Register 50:	Universal Serial Bus Peripheral Present (PPUSB), offset 0x328	339
Register 51:	Controller Area Network Peripheral Present (PPCAN), offset 0x334	340
Register 52:	Analog-to-Digital Converter Peripheral Present (PPADC), offset 0x338	
Register 53:	Analog Comparator Peripheral Present (PPACMP), offset 0x33C	
Register 54:	Pulse Width Modulator Peripheral Present (PPPWM), offset 0x340	343
Register 55:	Quadrature Encoder Interface Peripheral Present (PPQEI), offset 0x344	344
Register 56:	EEPROM Peripheral Present (PPEEPROM), offset 0x358	345
Register 57:	32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER), offset 0x35C	346
Register 58:	Watchdog Timer Software Reset (SRWD), offset 0x500	348
Register 59:	16/32-Bit General-Purpose Timer Software Reset (SRTIMER), offset 0x504	350
Register 60:	General-Purpose Input/Output Software Reset (SRGPIO), offset 0x508	352
Register 61:	Micro Direct Memory Access Software Reset (SRDMA), offset 0x50C	355
Register 62:	Hibernation Software Reset (SRHIB), offset 0x514	356
Register 63:	Universal Asynchronous Receiver/Transmitter Software Reset (SRUART), offset 0x518	357
Register 64:	Synchronous Serial Interface Software Reset (SRSSI), offset 0x51C	359
Register 65:	Inter-Integrated Circuit Software Reset (SRI2C), offset 0x520	361
Register 66:	Universal Serial Bus Software Reset (SRUSB), offset 0x528	363
Register 67:	Controller Area Network Software Reset (SRCAN), offset 0x534	
Register 68:	Analog-to-Digital Converter Software Reset (SRADC), offset 0x538	366
Register 69:	Analog Comparator Software Reset (SRACMP), offset 0x53C	
Register 70:	EEPROM Software Reset (SREEPROM), offset 0x558	
Register 71:	32/64-Bit Wide General-Purpose Timer Software Reset (SRWTIMER), offset 0x55C	

Register 72:	Watchdog Timer Run Mode Clock Gating Control (RCGCWD), offset 0x600	372
Register 73:	16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (RCGCTIMER), offset 0x604	373
Register 74:	General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO), offset 0x608	375
Register 75:	Micro Direct Memory Access Run Mode Clock Gating Control (RCGCDMA), offset 0x60C	378
Register 76:	Hibernation Run Mode Clock Gating Control (RCGCHIB), offset 0x614	379
Register 77:	Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (RCGCUART), offset 0x618	380
Register 78:	Synchronous Serial Interface Run Mode Clock Gating Control (RCGCSSI), offset 0x61C	382
Register 79:	Inter-Integrated Circuit Run Mode Clock Gating Control (RCGCI2C), offset 0x620	384
Register 80:	Universal Serial Bus Run Mode Clock Gating Control (RCGCUSB), offset 0x628	. 386
Register 81:	Controller Area Network Run Mode Clock Gating Control (RCGCCAN), offset 0x634	. 387
Register 82:	Analog-to-Digital Converter Run Mode Clock Gating Control (RCGCADC), offset 0x638	. 388
Register 83:	Analog Comparator Run Mode Clock Gating Control (RCGCACMP), offset 0x63C	. 389
Register 84:	EEPROM Run Mode Clock Gating Control (RCGCEEPROM), offset 0x658	390
Register 85:	32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control (RCGCWTIMER), offset 0x65C	391
Register 86:	Watchdog Timer Sleep Mode Clock Gating Control (SCGCWD), offset 0x700	393
Register 87:	16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (SCGCTIMER), offset 0x704	394
Register 88:	General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO), offset 0x708	396
Register 89:	Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA), offset 0x70C	399
Register 90:	Hibernation Sleep Mode Clock Gating Control (SCGCHIB), offset 0x714	400
Register 91:	Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (SCGCUART), offset 0x718	401
Register 92:	Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI), offset 0x71C	403
Register 93:	Inter-Integrated Circuit Sleep Mode Clock Gating Control (SCGCI2C), offset 0x720	405
Register 94:	Universal Serial Bus Sleep Mode Clock Gating Control (SCGCUSB), offset 0x728	407
Register 95:	Controller Area Network Sleep Mode Clock Gating Control (SCGCCAN), offset 0x734	408
Register 96:	Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC), offset 0x738	
Register 97:	Analog Comparator Sleep Mode Clock Gating Control (SCGCACMP), offset 0x73C	
Register 98:	• • • • • • • • • • • • • • • • • • • •	
Register 99:	32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control (SCGCWTIMER), offset 0x75C	
Register 100	: Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD), offset 0x800	
	: 16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCTIMER), offset 0x804	
Register 102	: General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO), offset 0x808	
Register 103	: Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (DCGCDMA), offset 0x80C	
Register 104	: Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB), offset 0x814	

Register 105:	Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (DCGCUART), offset 0x818	. 422
Register 106:	Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI), offset 0x81C	. 424
Register 107:	Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (DCGCI2C), offset 0x820	. 426
Register 108:	Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB), offset 0x828	. 428
Register 109:	Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN), offset 0x834	. 429
Register 110:	Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC), offset 0x838	. 430
Register 111:	Analog Comparator Deep-Sleep Mode Clock Gating Control (DCGCACMP), offset 0x83C	. 431
Register 112:	EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM), offset 0x858	432
Register 113:	32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCWTIMER), offset 0x85C	. 433
Register 114:	Watchdog Timer Power Control (PCWD), offset 0x900	435
Register 115:	16/32-Bit General-Purpose Timer Power Control (PCTIMER), offset 0x904	437
Register 116:	General-Purpose Input/Output Power Control (PCGPIO), offset 0x908	440
Register 117:	Micro Direct Memory Access Power Control (PCDMA), offset 0x90C	446
Register 118:	Hibernation Power Control (PCHIB), offset 0x914	. 447
Register 119:	Universal Asynchronous Receiver/Transmitter Power Control (PCUART), offset 0x918	448
Register 120:	Synchronous Serial Interface Power Control (PCSSI), offset 0x91C	452
•	Inter-Integrated Circuit Power Control (PCI2C), offset 0x920	
Register 122:	Universal Serial Bus Power Control (PCUSB), offset 0x928	457
Register 123:	Controller Area Network Power Control (PCCAN), offset 0x934	458
Register 124:	Analog-to-Digital Converter Power Control (PCADC), offset 0x938	460
Register 125:	Analog Comparator Power Control (PCACMP), offset 0x93C	462
Register 126:	EEPROM Power Control (PCEEPROM), offset 0x958	463
Register 127:	32/64-Bit Wide General-Purpose Timer Power Control (PCWTIMER), offset 0x95C	464
Register 128:	Watchdog Timer Peripheral Ready (PRWD), offset 0xA00	467
Register 129:	16/32-Bit General-Purpose Timer Peripheral Ready (PRTIMER), offset 0xA04	468
Register 130:	General-Purpose Input/Output Peripheral Ready (PRGPIO), offset 0xA08	470
Register 131:	Micro Direct Memory Access Peripheral Ready (PRDMA), offset 0xA0C	473
Register 132:	Hibernation Peripheral Ready (PRHIB), offset 0xA14	474
	Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART), offset 0xA18	
Register 134:	Synchronous Serial Interface Peripheral Ready (PRSSI), offset 0xA1C	477
Register 135:	Inter-Integrated Circuit Peripheral Ready (PRI2C), offset 0xA20	479
Register 136:	Universal Serial Bus Peripheral Ready (PRUSB), offset 0xA28	481
Register 137:	Controller Area Network Peripheral Ready (PRCAN), offset 0xA34	482
Register 138:	Analog-to-Digital Converter Peripheral Ready (PRADC), offset 0xA38	483
•	Analog Comparator Peripheral Ready (PRACMP), offset 0xA3C	
	EEPROM Peripheral Ready (PREEPROM), offset 0xA58	
Register 141:	32/64-Bit Wide General-Purpose Timer Peripheral Ready (PRWTIMER), offset 0xA5C	486
System Exc	eption Module	. 488
Register 1:	System Exception Raw Interrupt Status (SYSEXCRIS), offset 0x000	
Register 2:	System Exception Interrupt Mask (SYSEXCIM), offset 0x004	. 491

Register 3:	System Exception Masked Interrupt Status (SYSEXCMIS), offset 0x008	493
Register 4:	System Exception Interrupt Clear (SYSEXCIC), offset 0x00C	495
Hibernation	n Module	496
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	
Register 3:	Hibernation RTC Load (HIBRTCLD), offset 0x00C	
Register 4:	Hibernation Control (HIBCTL), offset 0x010	
Register 5:	Hibernation Interrupt Mask (HIBIM), offset 0x014	
Register 6:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018	
Register 7:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	
Register 8:	Hibernation Interrupt Clear (HIBIC), offset 0x020	
Register 9:	Hibernation RTC Trim (HIBRTCT), offset 0x024	523
Register 10:	Hibernation RTC Sub Seconds (HIBRTCSS), offset 0x028	524
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x06F	
Internal Me	mory	526
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	
Register 3:	Flash Memory Control (FMC), offset 0x008	
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
Register 7:	Flash Memory Control 2 (FMC2), offset 0x020	
Register 8:	Flash Write Buffer Valid (FWBVAL), offset 0x030	
Register 9:	Flash Write Buffer n (FWBn), offset 0x100 - 0x17C	
Register 10:	Flash Size (FSIZE), offset 0xFC0	
Register 11:	SRAM Size (SSIZE), offset 0xFC4	
Register 12:	ROM Software Map (ROMSWMAP), offset 0xFCC	
Register 13:	EEPROM Size Information (EESIZE), offset 0x000	
Register 14:	EEPROM Current Block (EEBLOCK), offset 0x004	
Register 15:	EEPROM Current Offset (EEOFFSET), offset 0x008	
Register 16:	EEPROM Read-Write (EERDWR), offset 0x010	
Register 17:	EEPROM Read-Write with Increment (EERDWRINC), offset 0x014	
Register 18:	EEPROM Done Status (EEDONE), offset 0x018	
Register 19:	EEPROM Support Control and Status (EESUPP), offset 0x01C	
Register 20:	EEPROM Unlock (EEUNLOCK), offset 0x020	
Register 21:	EEPROM Protection (EEPROT), offset 0x030	
Register 22:	EEPROM Password (EEPASS0), offset 0x034	570
Register 23:	EEPROM Password (EEPASS1), offset 0x038	
Register 24:	EEPROM Password (EEPASS2), offset 0x03C	
Register 25:	EEPROM Interrupt (EEINT), offset 0x040	
Register 26:	EEPROM Block Hide (EEHIDE), offset 0x050	
Register 27:	EEPROM Debug Mass Erase (EEDBGME), offset 0x080	
Register 28:	EEPROM Peripheral Properties (EEPROMPP), offset 0xFC0	
Register 29:	ROM Control (RMCTL), offset 0x0F0	
Register 30:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	
Register 31:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	
Register 32:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	
Register 33:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	

Register 34:	Boot Configuration (BOOTCFG), offset 0x1D0	578
Register 35:	User Register 0 (USER_REG0), offset 0x1E0	581
Register 36:	User Register 1 (USER_REG1), offset 0x1E4	581
Register 37:	User Register 2 (USER_REG2), offset 0x1E8	581
Register 38:	User Register 3 (USER_REG3), offset 0x1EC	581
<b>Micro Direc</b>	t Memory Access (µDMA)	582
Register 1:	DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000	606
Register 2:	DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004	607
Register 3:	DMA Channel Control Word (DMACHCTL), offset 0x008	608
Register 4:	DMA Status (DMASTAT), offset 0x000	613
Register 5:	DMA Configuration (DMACFG), offset 0x004	615
Register 6:	DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008	
Register 7:	DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C	617
Register 8:	DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010	
Register 9:	DMA Channel Software Request (DMASWREQ), offset 0x014	
Register 10:	DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018	
Register 11:	DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C	
Register 12:	DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020	
Register 13:	DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024	
Register 14:	DMA Channel Enable Set (DMAENASET), offset 0x028	
Register 15:	DMA Channel Enable Clear (DMAENACLR), offset 0x02C	
Register 16:	DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030	
Register 17:	DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034	
Register 18:	DMA Channel Priority Set (DMAPRIOSET), offset 0x038	
Register 19:	DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C	
Register 20:	DMA Bus Error Clear (DMAERRCLR), offset 0x04C	
Register 21:	DMA Channel Assignment (DMACHASGN), offset 0x500	
Register 22:	DMA Channel Interrupt Status (DMACHIS), offset 0x504	
Register 23:	DMA Channel Map Select 0 (DMACHMAP0), offset 0x510	
Register 24:	DMA Channel Map Select 1 (DMACHMAP1), offset 0x514	
Register 25:	DMA Channel Map Select 2 (DMACHMAP2), offset 0x518	
Register 26:	DMA Channel Map Select 3 (DMACHMAP3), offset 0x51C	
Register 27:	DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0	
Register 28:	DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4	
Register 29:	DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8	
Register 30:	DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC	
Register 31:	DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0	
Register 32:	DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0	
Register 33:	DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4	
Register 34:	DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8	
Register 35:	DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC	
	rpose Input/Outputs (GPIOs)	
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	665

Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	666
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	667
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	668
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	669
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	671
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	672
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	673
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	674
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	675
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	679
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	680
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	682
Register 20:	GPIO Commit (GPIOCR), offset 0x524	683
Register 21:	GPIO Analog Mode Select (GPIOAMSEL), offset 0x528	685
Register 22:	GPIO Port Control (GPIOPCTL), offset 0x52C	687
Register 23:	GPIO ADC Control (GPIOADCCTL), offset 0x530	689
Register 24:	GPIO DMA Control (GPIODMACTL), offset 0x534	690
Register 25:	GPIO Select Interrupt (GPIOSI), offset 0x538	691
Register 26:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	692
Register 27:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	693
Register 28:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	694
Register 29:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	695
Register 30:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	696
Register 31:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	697
Register 32:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	698
Register 33:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	699
Register 34:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	700
Register 35:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	701
Register 36:	GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8	702
Register 37:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	703
General-Pur	pose Timers	704
	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM Timer A Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM Timer B Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Synchronize (GPTMSYNC), offset 0x010	
Register 6:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 7:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 8:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 9:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 10:	GPTM Timer A Interval Load (GPTMTAILR), offset 0x028	
Register 11:	GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C	
Register 12:	GPTM Timer A Match (GPTMTAMATCHR), offset 0x030	
Register 13:	GPTM Timer B Match (GPTMTBMATCHR), offset 0x034	
Register 14:	GPTM Timer A Prescale (GPTMTAPR), offset 0x038	
Register 15:	GPTM Timer B Prescale (GPTMTBPR), offset 0x03C	
Register 16:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
-		

Register 17:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	761
Register 18:	GPTM Timer A (GPTMTAR), offset 0x048	762
Register 19:	GPTM Timer B (GPTMTBR), offset 0x04C	763
Register 20:	GPTM Timer A Value (GPTMTAV), offset 0x050	764
Register 21:	GPTM Timer B Value (GPTMTBV), offset 0x054	765
Register 22:	GPTM RTC Predivide (GPTMRTCPD), offset 0x058	766
Register 23:	GPTM Timer A Prescale Snapshot (GPTMTAPS), offset 0x05C	767
Register 24:	GPTM Timer B Prescale Snapshot (GPTMTBPS), offset 0x060	
Register 25:	GPTM Timer A Prescale Value (GPTMTAPV), offset 0x064	769
Register 26:	GPTM Timer B Prescale Value (GPTMTBPV), offset 0x068	770
Register 27:	GPTM Peripheral Properties (GPTMPP), offset 0xFC0	771
Watchdog 1	Timers	772
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	787
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	793
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	794
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	795
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	796
Analog-to-E	Digital Converter (ADC)	797
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	
Register 9:	ADC Sample Phase Control (ADCSPC), offset 0x024	
Register 10:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	
Register 11:	ADC Sample Averaging Control (ADCSAC), offset 0x030	
Register 12:	ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034	
Register 13:	ADC Control (ADCCTL), offset 0x038	
Register 14:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	
Register 15:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	

Register 16:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	849
Register 17:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	849
Register 18:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	849
Register 19:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	849
Register 20:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	850
Register 21:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	850
Register 22:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	850
Register 23:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	850
Register 24:	ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050	852
Register 25:	ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054	854
Register 26:	ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0), offset 0x058	856
Register 27:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	858
Register 28:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	858
Register 29:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	859
Register 30:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	859
Register 31:	ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070	861
Register 32:	ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090	
Register 33:	ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074	862
Register 34:	ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094	
Register 35:	ADC Sample Sequence Extended Input Multiplexer Select 1 (ADCSSEMUX1), offset 0x078	864
Register 36:	ADC Sample Sequence Extended Input Multiplexer Select 2 (ADCSSEMUX2), offset 0x0	98
Dogistor 27:	ADC Comple Coguence Input Multipleyer Coloct 2 (ADCCCMUV2) effect 0v0A0	
Register 37:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 38:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 39:	ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0	
Register 40:	ADC Sample Sequence Extended Input Multiplexer Select 3 (ADCSSEMUX3), offset	008
Register 41:	0x0B8	
Register 42:	ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00	
Register 43:	ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00	
Register 44:	ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04	
Register 45:	ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08	
Register 46:	ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C	
Register 47:	ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10	
Register 48:	ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14	
Register 49:	ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18	
Register 50:	ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C	
Register 51:	ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40	
Register 52:	ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44	878
Register 53:	ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48	
Register 54:	ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C	
Register 55:	ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50	
Register 56:	ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54	
Register 57:	ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58	
Register 58:	ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C	878
Register 59:	ADC Peripheral Properties (ADCPP), offset 0xFC0	879
Register 60:	ADC Perinheral Configuration (ADCPC) offset 0xFC4	881

Register 61:	ADC Clock Configuration (ADCCC), offset 0xFC8	882
Universal A	synchronous Receivers/Transmitters (UARTs)	883
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	899
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	905
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	907
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	914
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART DMA Control (UARTDMACTL), offset 0x048	
Register 15:	UART LIN Control (UARTLCTL), offset 0x090	
Register 16:	UART LIN Snap Shot (UARTLSS), offset 0x094	
Register 17:	UART LIN Timer (UARTLTIM), offset 0x098	
Register 18:	UART 9-Bit Self Address (UART9BITADDR), offset 0x0A4	
Register 19:	UART 9-Bit Self Address Mask (UART9BITAMASK), offset 0x0A8	
Register 20:	UART Peripheral Properties (UARTPP), offset 0xFC0	
Register 21:	UART Clock Configuration (UARTCC), offset 0xFC8	
Register 22:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 23:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 24:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 25:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 26:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 27:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 28:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 29:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 30:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 31:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 32:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 33:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
· ·	·	
	us Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI DMA Control (SSIDMACTL), offset 0x024	
Register 11:	SSI Clock Configuration (SSICC), offset 0xFC8	
Register 12:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	981

Register 13:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	982
Register 14:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	983
Register 15:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 16:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 17:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 18:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 19:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 20:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 21:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 22:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 23:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
Inter-Integra	ated Circuit (I <sup>2</sup> C) Interface	993
Register 1:	I <sup>2</sup> C Master Slave Address (I2CMSA), offset 0x000	1010
Register 2:	I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004	1011
Register 3:	I <sup>2</sup> C Master Data (I2CMDR), offset 0x008	
Register 4:	I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C	1017
Register 5:	I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014	1019
Register 7:	I <sup>2</sup> C Master Masked Interrupt Status (I2CMMIS), offset 0x018	1020
Register 8:	I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x01C	1021
Register 9:	I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x020	1022
Register 10:	I <sup>2</sup> C Master Clock Low Timeout Count (I2CMCLKOCNT), offset 0x024	1023
Register 11:	I <sup>2</sup> C Master Bus Monitor (I2CMBMON), offset 0x02C	1024
Register 12:	I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x800	1025
Register 13:	I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x804	1026
Register 14:	I <sup>2</sup> C Slave Data (I2CSDR), offset 0x808	1028
Register 15:	I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR), offset 0x80C	1029
Register 16:	I <sup>2</sup> C Slave Raw Interrupt Status (I2CSRIS), offset 0x810	1030
Register 17:	I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x814	1031
Register 18:	I <sup>2</sup> C Slave Interrupt Clear (I2CSICR), offset 0x818	1032
Register 19:	I <sup>2</sup> C Slave Own Address 2 (I2CSOAR2), offset 0x81C	1033
Register 20:	I <sup>2</sup> C Slave ACK Control (I2CSACKCTL), offset 0x820	1034
Register 21:	I <sup>2</sup> C Peripheral Properties (I2CPP), offset 0xFC0	1035
Controller A	Area Network (CAN) Module	1036
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	
Register 3:	CAN Error Counter (CANERR), offset 0x008	
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	1063
Register 5:	CAN Interrupt (CANINT), offset 0x010	1064
Register 6:	CAN Test (CANTST), offset 0x014	1065
Register 7:	CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018	1067
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	1068
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	
Pagistar 13:	CAN IE2 Mack 1 (CANIE2MSK1) officet 0v088	1072

Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	1073
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	1073
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	1075
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	1075
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	1076
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	1076
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	1078
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	1078
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	1081
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	1081
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	1081
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	1081
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	1081
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	1081
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	1081
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	1081
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	1082
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	1082
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	1083
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	1083
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	1084
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	
- 0	5, 11 Moddago 2 Valla (6, 11 Mod 02 V, 12), 011000 07 10 1 1 1 1 1 1 1 1 1 1 1 1 1	
_		
Universal S	erial Bus (USB) Controller	1086
Universal Se Register 1:	usb Device Functional Address (USBFADDR), offset 0x000	<b>1086</b>
<b>Universal Se</b> Register 1: Register 2:	USB Device Functional Address (USBFADDR), offset 0x000	1086 1098 1099
Universal Son Register 1: Register 2: Register 3:	USB Device Functional Address (USBFADDR), offset 0x000	
Universal Service Register 1: Register 2: Register 3: Register 4:	USB Device Functional Address (USBFADDR), offset 0x000	
Universal Son Register 1: Register 2: Register 3: Register 4: Register 5:	USB Device Functional Address (USBFADDR), offset 0x000 USB Power (USBPOWER), offset 0x001 USB Transmit Interrupt Status (USBTXIS), offset 0x002 USB Receive Interrupt Status (USBRXIS), offset 0x004 USB Transmit Interrupt Enable (USBTXIE), offset 0x006	
Universal Service Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	USB Device Functional Address (USBFADDR), offset 0x000	
Universal Service Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A	
Universal Service Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B	
Universal Service Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B  USB Frame Value (USBFRAME), offset 0x00C	
Universal Service Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B  USB Frame Value (USBFRAME), offset 0x00C  USB Endpoint Index (USBEPIDX), offset 0x00E	
Universal Service Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B  USB Frame Value (USBFRAME), offset 0x00C  USB Endpoint Index (USBEPIDX), offset 0x00E	
Universal Service Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B  USB Frame Value (USBFRAME), offset 0x00C  USB Endpoint Index (USBEPIDX), offset 0x00E  USB Test Mode (USBTEST), offset 0x00F  USB FIFO Endpoint 0 (USBFIFO0), offset 0x020	
Universal Services Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	USB Device Functional Address (USBFADDR), offset 0x000 USB Power (USBPOWER), offset 0x001 USB Transmit Interrupt Status (USBTXIS), offset 0x002 USB Receive Interrupt Status (USBRXIS), offset 0x004 USB Transmit Interrupt Enable (USBTXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x008 USB General Interrupt Status (USBIS), offset 0x00A USB Interrupt Enable (USBIE), offset 0x00B USB Frame Value (USBFRAME), offset 0x00C USB Endpoint Index (USBEPIDX), offset 0x00E USB Test Mode (USBTEST), offset 0x00F USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 USB FIFO Endpoint 1 (USBFIFO1), offset 0x024	
Universal Services Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	USB Device Functional Address (USBFADDR), offset 0x000 USB Power (USBPOWER), offset 0x001 USB Transmit Interrupt Status (USBTXIS), offset 0x002 USB Receive Interrupt Status (USBRXIS), offset 0x004 USB Transmit Interrupt Enable (USBTXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x008 USB General Interrupt Status (USBIS), offset 0x00A USB Interrupt Enable (USBIE), offset 0x00B USB Frame Value (USBFRAME), offset 0x00C USB Endpoint Index (USBEPIDX), offset 0x00E USB Test Mode (USBTEST), offset 0x00F USB FIFO Endpoint 0 (USBFIFO0), offset 0x024 USB FIFO Endpoint 1 (USBFIFO1), offset 0x028	
Universal Services Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	USB Device Functional Address (USBFADDR), offset 0x000 USB Power (USBPOWER), offset 0x001 USB Transmit Interrupt Status (USBTXIS), offset 0x002 USB Receive Interrupt Status (USBRXIS), offset 0x004 USB Transmit Interrupt Enable (USBRXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x008 USB Receive Interrupt Enable (USBRXIE), offset 0x008 USB General Interrupt Status (USBIS), offset 0x00A USB Interrupt Enable (USBIE), offset 0x00B USB Frame Value (USBFRAME), offset 0x00C USB Endpoint Index (USBEPIDX), offset 0x00E USB Test Mode (USBTEST), offset 0x00F USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 USB FIFO Endpoint 2 (USBFIFO2), offset 0x028 USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C	
Universal Services Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	USB Device Functional Address (USBFADDR), offset 0x000 USB Power (USBPOWER), offset 0x001 USB Transmit Interrupt Status (USBTXIS), offset 0x002 USB Receive Interrupt Status (USBRXIS), offset 0x004 USB Transmit Interrupt Enable (USBTXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x008 USB General Interrupt Status (USBIS), offset 0x008 USB Interrupt Enable (USBIE), offset 0x00A USB Interrupt Enable (USBIE), offset 0x00B USB Frame Value (USBFRAME), offset 0x00C USB Endpoint Index (USBEPIDX), offset 0x00E USB Test Mode (USBTEST), offset 0x00F USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 USB FIFO Endpoint 3 (USBFIFO2), offset 0x028 USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C USB FIFO Endpoint 4 (USBFIFO4), offset 0x030	
Universal Services Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B  USB Frame Value (USBFRAME), offset 0x00C  USB Endpoint Index (USBEPIDX), offset 0x00E  USB Test Mode (USBTEST), offset 0x00F  USB FIFO Endpoint 0 (USBFIFO0), offset 0x020  USB FIFO Endpoint 1 (USBFIFO1), offset 0x024  USB FIFO Endpoint 3 (USBFIFO2), offset 0x028  USB FIFO Endpoint 4 (USBFIFO3), offset 0x02C  USB FIFO Endpoint 5 (USBFIFO4), offset 0x030  USB FIFO Endpoint 5 (USBFIFO5), offset 0x034	
Universal Services Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 16: Register 17: Register 17:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBTXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B  USB Frame Value (USBFRAME), offset 0x00C  USB Endpoint Index (USBEPIDX), offset 0x00E  USB Test Mode (USBTEST), offset 0x00F  USB FIFO Endpoint 0 (USBFIFO0), offset 0x020  USB FIFO Endpoint 1 (USBFIFO1), offset 0x024  USB FIFO Endpoint 3 (USBFIFO2), offset 0x028  USB FIFO Endpoint 4 (USBFIFO3), offset 0x030  USB FIFO Endpoint 5 (USBFIFO5), offset 0x034  USB FIFO Endpoint 6 (USBFIFO5), offset 0x038	
Universal Services Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 14: Register 14: Register 15: Register 16: Register 17: Register 17: Register 17: Register 17: Register 18: Register 19:	USB Device Functional Address (USBFADDR), offset 0x000 USB Power (USBPOWER), offset 0x001 USB Transmit Interrupt Status (USBTXIS), offset 0x002 USB Receive Interrupt Status (USBRXIS), offset 0x004 USB Transmit Interrupt Enable (USBRXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x008 USB General Interrupt Status (USBIS), offset 0x00A USB Interrupt Enable (USBIE), offset 0x00B USB Frame Value (USBFRAME), offset 0x00C USB Endpoint Index (USBEPIDX), offset 0x00E USB Test Mode (USBTEST), offset 0x00F USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 USB FIFO Endpoint 3 (USBFIFO2), offset 0x028 USB FIFO Endpoint 4 (USBFIFO3), offset 0x02C USB FIFO Endpoint 5 (USBFIFO4), offset 0x030 USB FIFO Endpoint 5 (USBFIFO5), offset 0x034 USB FIFO Endpoint 7 (USBFIFO6), offset 0x038 USB FIFO Endpoint 7 (USBFIFO7), offset 0x038	
Universal Series Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 17: Register 17: Register 19: Register 19: Register 19:	USB Device Functional Address (USBFADDR), offset 0x000  USB Power (USBPOWER), offset 0x001  USB Transmit Interrupt Status (USBTXIS), offset 0x002  USB Receive Interrupt Status (USBRXIS), offset 0x004  USB Transmit Interrupt Enable (USBRXIE), offset 0x006  USB Receive Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Enable (USBRXIE), offset 0x008  USB General Interrupt Status (USBIS), offset 0x00A  USB Interrupt Enable (USBIE), offset 0x00B  USB Frame Value (USBFRAME), offset 0x00C  USB Endpoint Index (USBEPIDX), offset 0x00E  USB Test Mode (USBTEST), offset 0x00F  USB FIFO Endpoint 0 (USBFIFO0), offset 0x020  USB FIFO Endpoint 1 (USBFIFO1), offset 0x024  USB FIFO Endpoint 3 (USBFIFO2), offset 0x028  USB FIFO Endpoint 4 (USBFIFO3), offset 0x02C  USB FIFO Endpoint 5 (USBFIFO4), offset 0x030  USB FIFO Endpoint 6 (USBFIFO5), offset 0x034  USB FIFO Endpoint 7 (USBFIFO6), offset 0x038  USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C  USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062	
Universal Services Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 14: Register 14: Register 15: Register 16: Register 17: Register 17: Register 17: Register 17: Register 18: Register 19:	USB Device Functional Address (USBFADDR), offset 0x000 USB Power (USBPOWER), offset 0x001 USB Transmit Interrupt Status (USBTXIS), offset 0x002 USB Receive Interrupt Status (USBRXIS), offset 0x004 USB Transmit Interrupt Enable (USBRXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x006 USB Receive Interrupt Enable (USBRXIE), offset 0x008 USB General Interrupt Status (USBIS), offset 0x00A USB Interrupt Enable (USBIE), offset 0x00B USB Frame Value (USBFRAME), offset 0x00C USB Endpoint Index (USBEPIDX), offset 0x00E USB Test Mode (USBTEST), offset 0x00F USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 USB FIFO Endpoint 3 (USBFIFO2), offset 0x028 USB FIFO Endpoint 4 (USBFIFO3), offset 0x02C USB FIFO Endpoint 5 (USBFIFO4), offset 0x030 USB FIFO Endpoint 5 (USBFIFO5), offset 0x034 USB FIFO Endpoint 7 (USBFIFO6), offset 0x038 USB FIFO Endpoint 7 (USBFIFO7), offset 0x038	

Register 24:	USB Connect Timing (USBCONTIM), offset 0x07A	
Register 25:	USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D	1118
Register 26:	USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E	1119
Register 27:	USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110	1120
Register 28:	USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120	1120
Register 29:	USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130	1120
Register 30:	USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140	1120
Register 31:	USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150	1120
Register 32:	USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160	1120
Register 33:	USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170	1120
Register 34:	USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102	1121
Register 35:	USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103	1123
Register 36:	USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108	1124
Register 37:	USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112	1125
Register 38:	USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122	1125
Register 39:	USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132	1125
Register 40:	USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142	1125
Register 41:	USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152	1125
Register 42:	USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162	1125
Register 43:	USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172	1125
Register 44:	USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113	1127
Register 45:	USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123	1127
Register 46:	USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133	1127
Register 47:	USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143	1127
Register 48:	USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153	1127
Register 49:	USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163	1127
Register 50:	USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173	1127
Register 51:	USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114	1129
Register 52:	USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124	1129
Register 53:	USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134	1129
Register 54:	USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144	1129
Register 55:	USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154	1129
Register 56:	USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164	1129
Register 57:	USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174	1129
Register 58:	USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116	
Register 59:	USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126	
Register 60:	USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136	
Register 61:	USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146	1130
Register 62:	USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156	1130
Register 63:	USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166	1130
Register 64:	USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176	1130
Register 65:	USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117	1133
Register 66:	USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127	
Register 67:	USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137	
Register 68:	USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147	
Register 69:	USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157	
Register 70:	USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167	
Register 71:	USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177	1133

Register 72:	USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118	1135
Register 73:	USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128	1135
Register 74:	USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138	1135
Register 75:	USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148	1135
Register 76:	USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158	1135
Register 77:	USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168	1135
Register 78:	USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178	1135
Register 79:	USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340	1136
Register 80:	USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342	1137
Register 81:	USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410	1138
Register 82:	USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414	1139
Register 83:	USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418	1140
Register 84:	USB DMA Select (USBDMASEL), offset 0x450	1141
Register 85:	USB Peripheral Properties (USBPP), offset 0xFC0	1143
Analog Co	mparators	1144
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	1150
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	1151
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	1152
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	1153
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	1154
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	1154
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x060	
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x024	1155
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x044	1155
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x064	1155
Register 11:	Analog Comparator Peripheral Properties (ACMPPP) offset 0xFC0	1157

## **Revision History**

The revision history table notes changes made between the indicated revisions of the LM4F122E5QC data sheet.

**Table 1. Revision History** 

Date	Revision	Description
September 2011	10502	Started tracking revision history.

### **About This Document**

This data sheet provides reference information for the LM4F122E5QC microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M4F core.

#### **Audience**

This manual is intended for system software developers, hardware designers, and application developers.

#### **About This Manual**

This document is organized into sections that correspond to each major feature.

#### **Related Documents**

The following related documents are available on the Stellaris® web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex™-M3 Errata
- Cortex<sup>™</sup>-M3/M4 Instruction Set Technical User's Manual
- Stellaris® Boot Loader User's Guide
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide
- Stellaris® ROM User's Guide
- Stellaris® USB Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- ARM® Embedded Trace Macrocell Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

### **Documentation Conventions**

This document uses the conventions shown in Table 2 on page 36.

**Table 2. Documentation Conventions** 

Notation	Meaning
General Register Not	ation
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0</b> , <b>SRCR1</b> , and <b>SRCR2</b> .
bit	A single bit in a register.
bit field	Two or more consecutive and related bits.
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 85.
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/WC	Software can read or write this field. Writing to it with any value clears the register.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

# Table 2. Documentation Conventions (continued)

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

# 1 Architectural Overview

Texas Instruments is the industry leader in bringing 32-bit capabilities and the full benefits of ARM<sup>®</sup> Cortex<sup>™</sup>-M-based microcontrollers to the broadest reach of the microcontroller market. For current users of 8- and 16-bit MCUs, Stellaris<sup>®</sup> with Cortex-M offers a direct path to the strongest ecosystem of development tools, software and knowledge in the industry. Designers who migrate to Stellaris benefit from great tools, small code footprint and outstanding performance. Even more important, designers can enter the ARM ecosystem with full confidence in a compatible roadmap from \$1 to 1 GHz. With blazingly-fast responsiveness, Thumb-2 technology combines both 16-bit and 32-bit instructions to deliver the best balance of code density and performance. Thumb-2 uses 26 percent less memory than pure 32-bit code to reduce system cost while delivering 25 percent better performance. The Texas Instruments Stellaris family of microcontrollers brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

#### 1.1 Stellaris LM4F Series Overview

The Stellaris LM4F series of ARM Cortex-M4 microcontrollers provides a wide range of capabilities and peripherals. The series encompasses categories of applications that include General MCU, USB, and Advanced Motion Control, with a generous number of serial communication peripherals, including up to 8 UARTs, 6 I<sup>2</sup>C, 4 SSI/SPI, and 2 CAN controllers.




Figure 1-1. Stellaris LM4F Block Diagram

The Stellaris LM4F microcontrollers consist of twelve pin-compatible series of devices, summarized below. Each series has a range of embedded flash and SRAM sizes.

Table 1-1. Stellaris LM4F Device Series

General MCU (LM4F110 Series)	General MCU + USB Device		Motion Control + USB OTG	Package
	(LM4F120 Series)	(LM4F130 Series)	(LM4F230 Series)	
LM4F110	LM4F120	LM4F130	LM4F230	64-pin LQFP
LM4F111	LM4F121	LM4F131	LM4F231	64-pin LQFP
LM4F112	LM4F122	LM4F132	LM4F232	100-pin LQFP
				144-pin LQFP

The Stellaris LM4F120 Series for general MCU control applications with USB Device provides USB Device capability and a generous number of serial peripherals in three packages.

Table 1-2. Stellaris LM4F120 Series

Part Number	Flash (KB)	SRAM (KB)	5-V Tolerant GPIOs	Package	Notes				
LM4F120B2QR	32	12							
LM4F120C4QR	64	24	43	64 pin LOED	Includes law newer hibernets functionality				
LM4F120E5QR	128	32	43	64-pin LQFP	Includes low-power hibernate functionality.				
LM4F120H5QR	256	32							
LM4F121B2QR	32	12		· ·					
LM4F121C4QR	64	24	49		No low-power hibernate functionality, but includes additional serial functionality, and up				
LM4F121E5QR	128	32	49	04-pin LQFF	to six more I/Os than the LM4F120 Series.				
LM4F121H5QR	256	32							
LM4F122C4QC	64	24							
LM4F122E5QC	128	32	69	100-pin LQFP	Includes low-power hibernate functionality, additional serial and analog functionality, and				
LM4F122H5QC	256	32			up to 20 more I/Os (56 for the 144LQFP) than				
LM4F122H5QD	256	32	105	144-pin LQFP	the LM4F121 Series.				

Table 1-3. Stellaris LM4F Family of Devices

Part Number	Flash (KB)	SRAM (KB)	Battery-Backed Hibernation	PWM	PWM Faults	QEI Channels	CAN MAC	USB <sup>a</sup>	UART	UART Modem Signalling	l²C	SSI/SPI	ADC Channels	ADC External Reference	Analog/Digital Comparators	5-V Tolerant GPIOs <sup>b</sup>	Package
LM4F110B2QR	32	12	✓	_	_	_	1	-	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F110C4QR	64	24	1	-	_	_	1	_	8	_	4	4	12	_	2/16	0-43	64LQFP
LM4F110E5QR	128	32	1	-	-	-	1	-	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F110H5QR	256	32	1	_	_	_	1	-	8	-	4	4	12	_	2/16	0-43	64LQFP
LM4F111B2QR	32	12	-	-	-	-	1	-	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F111C4QR	64	24	_	-	-	-	1	-	8	-	6	4	12	_	2/16	0-49	64LQFP
LM4F111E5QR	128	32	_	-	-	-	1	-	8	-	6	4	12	_	2/16	0-49	64LQFP
LM4F111H5QR	256	32	_	_	_	_	1	-	8	-	6	4	12	_	2/16	0-49	64LQFP
LM4F112C4QC	64	24	1	-	-	-	1	-	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F112E5QC	128	32	1	-	-	-	1	-	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F112H5QC	256	32	1	-	-	-	1	_	8	1	6	4	22	1	3/16	0-69	100LQFP

Table 1-3. Stellaris LM4F Family of Devices (continued)

Part Number	Flash (KB)	SRAM (KB)	Battery-Backed Hibernation	PWM	PWM Faults	QEI Channels	CAN MAC	USB <sup>a</sup>	UART	UART Modem Signalling	1 <sup>2</sup> C	SSI/SPI	ADC Channels	ADC External Reference	Analog/Digital Comparators	5-V Tolerant GPIOs <sup>b</sup>	Package
LM4F112H5QD	256	32	1	_	_	_	1	-	8	1	6	4	24	1	3/16	0-105	144LQFP
LM4F120B2QR	32	12	1	_	_	-	1	D	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F120C4QR	64	24	1	_	_	-	1	D	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F120E5QR	128	32	1	_	_	-	1	D	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F120H5QR	256	32	1	_	_	-	1	D	8	-	4	4	12	-	2/16	0-43	64LQFP
LM4F121B2QR	32	12	-	_	_	-	1	D	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F121C4QR	64	24	-	_	_	-	1	D	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F121E5QR	128	32	-	_	_	-	1	D	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F121H5QR	256	32	-	_	_	-	1	D	8	-	6	4	12	-	2/16	0-49	64LQFP
LM4F122C4QC	64	24	1	_	_	-	1	D	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F122E5QC	128	32	1	_	_	-	1	D	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F122H5QC	256	32	1	_	_	-	1	D	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F122H5QD	256	32	1	_	_	-	1	D	8	1	6	4	24	1	3/16	0-105	144LQFP
LM4F130C4QR	64	24	1	_	_	-	1	0	8	-	4	4	12	_	2/16	0-43	64LQFP
LM4F130E5QR	128	32	1	_	_	_	1	0	8	_	4	4	12	_	2/16	0-43	64LQFP
LM4F130H5QR	256	32	1	_	_	_	1	0	8	_	4	4	12	_	2/16	0-43	64LQFP
LM4F131C4QR	64	24	_	_	_	_	1	0	8	_	6	4	12	_	2/16	0-49	64LQFP
LM4F131E5QR	128	32	_	_	_	_	1	0	8	_	6	4	12	_	2/16	0-49	64LQFP
LM4F131H5QR	256	32	-	-	-	_	1	0	8	-	6	4	12	_	2/16	0-49	64LQFP
LM4F132C4QC	64	24	<b>✓</b>	-	-	-	1	0	8	<b>✓</b>	6	4	22	1	3/16	0-69	100LQFP
LM4F132E5QC	128	32	<b>✓</b>	-	-	-	1	0	8	<b>✓</b>	6	4	22	1	3/16	0-69	100LQFP
LM4F132H5QC	256	32	<b>✓</b>	-	-	-	1	0	8	<b>✓</b>	6	4	22	1	3/16	0-69	100LQFP
LM4F132H5QD	256	32	<b>✓</b>	-	-	-	1	0	8	<b>✓</b>	6	4	24	1	3/16	0-105	144LQFP
LM4F230E5QR	128	32	<b>✓</b>	16	2	2	2	0	8	-	4	4	12	_	2/16	0-43	64LQFP
LM4F230H5QR	256	32	1	16	2	2	2	0	8	_	4	4	12	_	2/16	0-43	64LQFP
LM4F231E5QR	128	32	_	16	6	2	2	0	8	_	6	4	12	_	2/16	0-49	64LQFP
LM4F231H5QR	256	32	_	16	6	2	2	0	8	_	6	4	12	_	2/16	0-49	64LQFP
LM4F232E5QC	128	32	1	16	8	2	2	0	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F232H5QC	256	32	1	16	8	2	2	0	8	1	6	4	22	1	3/16	0-69	100LQFP
LM4F232H5QD	256	32	1	16	8	2	2	0	8	✓	6	4	24	✓	3/16	0-105	144LQFP

a. USB options for Stellaris microcontrollers include Device Only (D) capability, Host/Device (H) capability, and On-The-Go/Host/Device capability (O).

# 1.2 LM4F122E5QC Microcontroller Features

The LM4F122E5QC microcontroller has the following features:

- ARM Cortex-M4F Processor Core
  - 80-MHz operation; 100 DMIPS performance

Tex s in trumen s-A lyance Information TI

b. Minimum is number of pins dedicated to GPIO; additional pins are available if certain peripherals are not used. See data sheet for details.

- ARM Cortex SysTick Timer
- Nested Vectored Interrupt Controller (NVIC)
- Wake-Up Interrupt Controller (WIC) with clock gating
- Embedded Trace Macro and Trace Port
- IEEE754-compliant single-precision Floating-Point Unit (FPU)

#### On-Chip Memory

- 128 KB single-cycle Flash memory up to 40 MHz; a prefetch buffer improves performance above 40 MHz
- 32 KB single-cycle SRAM
- Internal ROM loaded with StellarisWare® software:
  - · Stellaris Peripheral Driver Library
  - Stellaris Boot Loader
  - · Advanced Encryption Standard (AES) cryptography tables
  - · Cyclic Redundancy Check (CRC) error detection functionality
- 2KB EEPROM
- Advanced Serial Integration
  - CAN 2.0 A/B controller
  - USB 2.0 Device
  - Eight UARTs with IrDA, 9-bit and ISO 7816 support (one UART with modem flow control and status)
  - Six I<sup>2</sup>C modules
  - Four Synchronous Serial Interface modules (SSI)

#### System Integration

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- Six 32-bit timers (up to twelve 16-bit)
- Six wide 64-bit timers (up to twelve 32-bit)
- Twelve 16/32-bit Capture Compare PWM (CCP) pins
- Twelve 32/64-bit Capture Compare PWM (CCP) pins
- Lower-power battery-backed Hibernation module
- Real-Time Clock in Hibernation module

- Two Watchdog Timers
  - · One timer runs off the main oscillator
  - One timer runs off the precision internal oscillator
- Up to 69 GPIOs, depending on configuration
  - · Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
  - Independently configurable to 2, 4 or 8 mA drive capability
  - Up to 4 GPIOs can have 18 mA drive capability

#### Analog

- Two 12-bit Analog-to-Digital Converters (ADC) with 22 analog input channels and a sample rate of one million samples/second
- Three analog comparators
- 16 digital comparators
- On-chip voltage regulator
- JTAG and ARM Serial Wire Debug (SWD)
- 100-pin LQFP package
- Industrial (-40°C to 85°C) temperature range

The LM4F122E5QC microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, transportation, and fire and security.

For applications requiring extreme conservation of power, the LM4F122E5QC microcontroller features a battery-backed Hibernation module to efficiently power down the LM4F122E5QC to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated battery-backed memory, the Hibernation module positions the LM4F122E5QC microcontroller perfectly for battery applications.

In addition, the LM4F122E5QC microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM4F122E5QC microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 1255 for ordering information for Stellaris family devices.

#### 1.3 Functional Overview

The following sections provide an overview of the features of the LM4F122E5QC microcontroller. The page number in parentheses indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 1255.

#### 1.3.1 ARM Cortex-M4F

The following sections provide an overview of the ARM Cortex-M4 processor core and instruction set, the integrated System Timer (SysTick), the Nested Vectored Interrupt Controller, the Memory Protection Unit (MPU), the Floating-Point Unit (FPU), and the System Control Block (SCB).

#### 1.3.1.1 Processor Core (see page 62)

All members of the Stellaris product family, including the LM4F122E5QC microcontroller, are designed around an ARM Cortex-M4F processor core. The ARM Cortex-M4F processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

- 32-bit ARM Cortex-M4F architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
  - Single-cycle multiply instruction and hardware divide
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
  - Unaligned data access, enabling data to be efficiently packed into memory
- IEEE754-compliant single-precision Floating-Point Unit (FPU)
- 16-bit SIMD vector processing unit
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast digital-signal-processing orientated multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage

- Ultra-low power consumption with integrated sleep modes
- 80-MHz operation
- 1.25 DMIPS/MHz

#### 1.3.1.2 Memory Map (see page 85)

A memory map lists the location of instructions and data in memory. The memory map for the LM4F122E5QC controller can be found in "Memory Model" on page 85. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

### 1.3.1.3 System Timer (SysTick) (see page 117)

ARM Cortex-M4F includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit, clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter
- A simple counter used to measure time to completion and time used
- An internal clock-source control based on missing/meeting durations.

#### 1.3.1.4 Nested Vectored Interrupt Controller (NVIC) (see page 118)

The LM4F122E5QC controller includes the ARM Nested Vectored Interrupt Controller (NVIC). The NVIC and Cortex-M4F prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The interrupt vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, meaning that back-to-back interrupts can be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 72 interrupts.

- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- External non-maskable interrupt signal (NMI) available for immediate execution of NMI handler for safety critical applications
- Dynamically reprioritizable interrupts
- Exceptional interrupt handling via hardware implementation of required register manipulations

### 1.3.1.5 System Control Block (SCB) (see page 119)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.



#### 1.3.1.6 Memory Protection Unit (MPU) (see page 119)

The MPU supports the standard ARM7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

#### 1.3.1.7 Floating-Point Unit (FPU) (see page 124)

- 32-bit instructions for single-precision (C float) data-processing operations
- Combined Multiply and Accumulate instructions for increased precision (Fused MAC)
- Hardware support for conversion, addition, subtraction, multiplication with optional accumulate, division, and square-root
- Hardware support for denormals and all IEEE rounding modes
- 32 dedicated 32-bit single-precision registers, also addressable as 16 double-word registers
- Decoupled three stage pipeline

#### 1.3.2 On-Chip Memory

The following sections describe the on-chip memory modules.

#### 1.3.2.1 SRAM (see page 527)

The LM4F122E5QC microcontroller provides 32 KB of single-cycle on-chip SRAM. The internal SRAM of the Stellaris devices is located at offset 0x2000.0000 of the device memory map.

Because read-modify-write (RMW) operations are very time consuming, ARM has introduced *bit-banding* technology in the Cortex-M4F processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

Data can be transferred to and from the SRAM using the Micro Direct Memory Access Controller (µDMA).

#### 1.3.2.2 Flash Memory (see page 530)

The LM4F122E5QC microcontroller provides 128 KB of single-cycle on-chip Flash memory(above 40 MHz, the Flash memory can be accessed in a single cycle as long as the code is linear; branches incur a one-cycle stall). The Flash memory is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.3.2.3 ROM (see page 528)

The LM4F122E5QC ROM is preprogrammed with the following software and programs:

Stellaris Peripheral Driver Library

45

- Stellaris Boot Loader
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error-detection functionality

The Stellaris Peripheral Driver Library is a royalty-free software library for controlling on-chip peripherals with a boot-loader capability. The library performs both peripheral initialization and control functions, with a choice of polled or interrupt-driven peripheral support. In addition, the library is designed to take full advantage of the stellar interrupt performance of the ARM Cortex-M4F core. No special pragmas or custom assembly code prologue/epilogue functions are required. For applications that require in-field programmability, the royalty-free Stellaris Boot Loader can act as an application loader and support in-field firmware updates.

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. AES is a strong encryption method with reasonable performance and size. In addition, it is fast in both hardware and software, is fairly easy to implement, and requires little memory. The Texas Instruments encryption package is available with full source code, and is based on lesser general public license (LGPL) source. An LGPL means that the code can be used within an application without any copyleft implications for the application (the code does not automatically become open source). Modifications to the package source, however, must be open source.

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily.

#### 1.3.2.4 **EEPROM** (see page 533)

The LM4F122E5QC microcontroller includes an EEPROM with the following features:

- 2K bytes of memory accessible as 512 32-bit words
- 32 blocks of 16 words (64 bytes) each
- Built-in wear leveling
- Access protection per block
- Lock protection option for the whole peripheral as well as per block using 32-bit to 96-bit unlock codes (application selectable)
- Interrupt support for write completion to avoid polling
- Endurance of 500K writes (when writing at fixed offset in every alternate page in circular fashion) to 15M operations (when cycling through two pages ) per each 2-page block.

#### 1.3.3 Serial Communications Peripherals

The LM4F122E5QC controller supports both asynchronous and synchronous serial communications with:

CAN 2.0 A/B controller



- USB 2.0 Device
- Eight UARTs with IrDA, 9-bit and ISO 7816 support (one UART with modem flow control and status)
- Six I<sup>2</sup>C modules
- Four Synchronous Serial Interface modules (SSI)

The following sections provide more detail on each of these communications functions.

#### 1.3.3.1 Controller Area Network (see page 1036)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or twisted-pair wire. Originally created for automotive purposes, it is now used in many embedded control applications (for example, industrial or medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information.

The LM4F122E5QC microcontroller includes one CAN unit with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

#### 1.3.3.2 USB (see page 1086)

Universal Serial Bus (USB) is a serial bus standard designed to allow peripherals to be connected and disconnected using a standardized interface without rebooting the system.

The LM4F122E5QC microcontroller supports the USB 2.0 full-speed configuration in Device mode.

The USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous

- 16 endpoints
  - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
  - 7 configurable IN endpoints and 7 configurable OUT endpoints
- 2 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size if it is the only endpoint used
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
  - Channel requests asserted when FIFO contains required amount of data

#### 1.3.3.3 **UART** (see page 883)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM4F122E5QC microcontroller includes eight fully programmable 16C550-type UARTs. Although the functionality is similar to a 16C550 UART, this UART design is not register compatible. The UART can generate individually masked interrupts from the Rx, Tx, modem flow control, modem status, and error conditions. The module generates a single combined interrupt when any of the interrupts are asserted and are unmasked.

The eight UARTs have the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
  - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
  - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex



- Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
- Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Modem flow control and status (on UART1)
- LIN protocol support
- EIA-485 9-bit support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
  - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

#### 1.3.3.4 $I^2C$ (see page 993)

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL). The I<sup>2</sup>C bus interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

Each device on the I<sup>2</sup>C bus can be designated as either a master or a slave. I<sup>2</sup>C module supports both sending and receiving data as either a master or a slave and can operate simultaneously as both a master and a slave. Both the I<sup>2</sup>C master and slave can generate interrupts.

The LM4F122E5QC microcontroller includes six I<sup>2</sup>C modules with the following features:

- Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave
  - Supports both transmitting and receiving data as either a master or a slave
  - Supports simultaneous master and slave operation
- Four I<sup>2</sup>C modes
  - Master transmit
  - Master receive
  - Slave transmit
  - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)

- Clock low timeout interrupt
- Dual slave address capability
- Master and slave interrupt generation
  - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
  - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

#### 1.3.3.5 SSI (see page 950)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface that converts data between parallel and serial. The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices. The TX and RX paths are buffered with separate internal FIFOs.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

The LM4F122E5QC microcontroller includes four SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
  - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries



#### 1.3.4 System Integration

The LM4F122E5QC microcontroller provides a variety of standard system functions integrated into the device, including:

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- Six 32-bit timers (up to twelve 16-bit)
- Six wide 64-bit timers (up to twelve 32-bit)
- Twelve 16/32-bit Capture Compare PWM (CCP) pins
- Twelve 32/64-bit Capture Compare PWM (CCP) pins
- Lower-power battery-backed Hibernation module
- Real-Time Clock in Hibernation module
- Two Watchdog Timers
  - One timer runs off the main oscillator
  - One timer runs off the precision internal oscillator
- Up to 69 GPIOs, depending on configuration
  - Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
  - Independently configurable to 2, 4 or 8 mA drive capability
  - Up to 4 GPIOs can have 18 mA drive capability

The following sections provide more detail on each of these functions.

#### 1.3.4.1 Direct Memory Access (see page 582)

The LM4F122E5QC microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA ( $\mu$ DMA). The  $\mu$ DMA controller provides a way to offload data transfer tasks from the Cortex-M4F processor, allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The  $\mu$ DMA controller provides the following features:

- ARM PrimeCell<sup>®</sup> 32-channel configurable uDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
  - Basic for simple transfer scenarios
  - Ping-pong for continuous data flow
  - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
  - Independently configured and operated channels

- Dedicated channels for supported on-chip modules
- Flexible channel assignments
- One channel each for receive and transmit path for bidirectional modules
- Dedicated channel for software-initiated transfers
- Per-channel configurable priority scheme
- Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
  - µDMA controller access is subordinate to core access
  - RAM striping
  - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests
- Interrupt on transfer completion, with a separate interrupt per channel

#### 1.3.4.2 System Control and Clocks (see page 206)

System control determines the overall operation of the device. It provides information about the device, controls power-saving features, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

- Device identification information: version, part number, SRAM size, Flash memory size, and so on
- Power control
  - On-chip fixed Low Drop-Out (LDO) voltage regulator
  - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
  - Low-power options for microcontroller: Sleep and Deep-sleep modes with clock gating
  - Low-power options for on-chip modules: software controls shutdown of individual peripherals and memory
  - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Multiple clock sources for microcontroller system clock



- Precision Oscillator (PIOSC): On-chip resource providing a 16 MHz ±1% frequency at room temperature
  - 16 MHz ±3% across temperature
  - Can be recalibrated with 7-bit trim resolution
  - Software power down control for low power modes
- Main Oscillator (MOSC): A frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins.
  - External crystal used with or without on-chip PLL: select supported frequencies from 4 MHz to 25 MHz.
  - External oscillator: from DC to maximum device speed
- Internal 30-kHz Oscillator: on chip resource providing a 30 kHz ± 50% frequency, used during power-saving modes
- 32.768-kHz external oscillator for the Hibernation Module: eliminates need for additional crystal for main clock source
- Flexible reset sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out reset (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - MOSC failure

#### 1.3.4.3 Programmable Timers (see page 704)

Programmable timers can be used to count or time external events that drive the Timer input pins. Each 16/32-bit GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Each 32/64-bit Wide GPTM block provides two 32-bit timers/counters that can be configured to operate independently as timersor event counters, or configured to operate as one 64-bit timer or one 64-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

The General-Purpose Timer Module (GPTM) contains six 16/32-bit GPTM blocks and six 32/64-bit Wide GPTM blocks with the following functional options:

- 16/32-bit operating modes:
  - 16- or 32-bit programmable one-shot timer
  - 16- or 32-bit programmable periodic timer
  - 16-bit general-purpose timer with an 8-bit prescaler
  - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input

- 16-bit input-edge count- or time-capture modes with an 8-bit prescaler
- 16-bit PWM mode with an 8-bit prescaler and software-programmable output inversion of the PWM signal
- 32/64-bit operating modes:
  - 32- or 64-bit programmable one-shot timer
  - 32- or 64-bit programmable periodic timer
  - 32-bit general-purpose timer with a 16-bit prescaler
  - 64-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
  - 32-bit input-edge count- or time-capture modes with a16-bit prescaler
  - 32-bit PWM mode with a 16-bit prescaler and software-programmable output inversion of the PWM signal
- Count up or down
- Twelve 16/32-bit Capture Compare PWM pins (CCP)
- Twelve 32/64-bit Capture Compare PWM pins (CCP)
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- Timer synchronization allows selected timers to start counting on the same clock cycle
- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Dedicated channel for each timer
  - Burst request generated on timer interrupt

#### 1.3.4.4 CCP Pins (see page 712)

Capture Compare PWM pins (CCP) can be used by the General-Purpose Timer Module to time/count external events using the CCP pin as an input. Alternatively, the GPTM can generate a simple PWM output on the CCP pin.

The LM4F122E5QC microcontroller includes twelve 16/32-bit CCP pins and twelve 32/64-bit CCP pins that can be programmed to operate in the following modes:

■ Capture: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer captures and stores the current timer value when a programmed event occurs.

- Compare: The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer compares the current value with a stored value and generates an interrupt when a match occurs.
- PWM: The GP Timer is incremented/decremented by the system clock. A PWM signal is generated based on a match between the counter value and a value stored in a match register and is output on the CCP pin.

#### 1.3.4.5 Hibernation Module (see page 496)

The Hibernation module provides logic to switch power off to the main processor and peripherals and to wake on external or time-based events. The Hibernation module includes power-sequencing logic and has the following features:

- 32-bit real-time seconds counter (RTC) with 1/32,768 second resolution
  - 32-bit RTC seconds match register and 15-bit sub seconds match for timed wake-up and interrupt generation with 1/32,768 second resolution
  - RTC predivider trim for making fine adjustments to the clock rate
- Two mechanisms for power control
  - System power control using discrete external regulator
  - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- RTC operational and hibernation memory valid as long as V<sub>BAT</sub> is valid
- Low-battery detection, signaling, and interrupt generation, with optional wake on low battery
- GPIO pin state can be retained during hibernation
- Clock source from a 32.768-kHz external crystal or oscillator
- 16 32-bit words of battery-backed memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

#### 1.3.4.6 Watchdog Timers (see page 772)

A watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way. The Stellaris Watchdog Timer can generate an interrupt, a non-maskable interrupt, or a reset when a time-out value is reached. In addition, the Watchdog Timer is ARM FiRM-compliant and can be configured to generate an interrupt to the microcontroller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The LM4F122E5QC microcontroller has two Watchdog Timer modules: Watchdog Timer 0 uses the system clock for its timer clock; Watchdog Timer 1 uses the PIOSC as its timer clock. The Stellaris Watchdog Timer module has the following features:

32-bit down counter with a programmable load register

- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking and optional NMI function
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

#### 1.3.4.7 Programmable GPIOs (see page 646)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris GPIO module is comprised of ten physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 0-69 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 1160 for the signals available to each GPIO pin).

- Up to 69 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code for Ports A-H and J; Ports K-N and P-Q are accessed through the AHB
- Fast toggle capable of a change every clock cycle for ports on AHB, every two clock cycles for ports on APB
- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
  - Per-pin interrupts available on Port P and Port Q
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence or a µDMA transfer
- Pin state can be retained during Hibernation mode
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can sink 18-mA for high-current applications



- Slew rate control for the 8-mA drive
- Open drain enables
- Digital input enables

#### 1.3.5 **Analog**

The LM4F122E5QC microcontroller provides analog functions integrated into the device, including:

- Two 12-bit Analog-to-Digital Converters (ADC) with 22 analog input channels and a sample rate of one million samples/second
- Three analog comparators
- 16 digital comparators
- On-chip voltage regulator

The following provides more detail on these analog functions.

#### 1.3.5.1 ADC (see page 797)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. The Stellaris ADC module features 12-bit conversion resolution and supports 22 input channels plus an internal temperature sensor. Four buffered sample sequencers allow rapid sampling of up to 22 analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. Each ADC module has a digital comparator function that allows the conversion value to be diverted to a comparison unit that provides eight digital comparators.

The LM4F122E5QC microcontroller provides two ADC modules with the following features:

- 22 shared analog input channels
- 12-bit precision ADC
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - Analog Comparators
  - GPIO

- Hardware averaging of up to 64 samples
- Digital comparison unit providing eight digital comparators
- Converter uses a VDDA and GNDA as the voltage reference or two external reference signals
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
  - Dedicated channel for each sample sequencer
  - ADC module uses burst requests for DMA

#### 1.3.5.2 Analog Comparators (see page 1144)

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result. The LM4F122E5QC microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The LM4F122E5QC microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
  - An individual external reference voltage
  - A shared single external reference voltage
  - A shared internal reference voltage

#### 1.3.6 JTAG and ARM Serial Wire Debug (see page 194)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging. Texas Instruments replaces the ARM SW-DP and JTAG-DP with the ARM Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module providing all the normal JTAG debug and test functionality plus real-time access to system memory without halting the core or requiring any target resident code. The SWJ-DP interface has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions



- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Embedded Trace Macrocell (ETM) for instruction trace capture
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

#### 1.3.7 Packaging and Temperature

■ Industrial-range 100-pin RoHS-compliant LQFP package

# 1.4 Target Applications

The Stellaris family is positioned for cost-conscious applications requiring significant control processing and connectivity capabilities such as:

- Test and measurement equipment
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

# 1.5 High-Level Block Diagram

Figure 1-2 on page 60 depicts the features on the Stellaris LM4F122E5QC microcontroller. Note that there are two on-chip buses that connect the core to the peripherals. The Advanced Peripheral Bus (APB) bus is the legacy bus. The Advanced High-Performance Bus (AHB) bus provides better back-to-back access performance than the APB bus.




Figure 1-2. Stellaris LM4F122E5QC Microcontroller High-Level Block Diagram

# 1.6 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 1159
- "Signal Tables" on page 1160
- "Operating Characteristics" on page 1190
- "Electrical Characteristics" on page 1191
- "Package Information" on page 1257

# 2 The Cortex-M4F Processor

The ARM® Cortex<sup>™</sup>-M4F processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- 32-bit ARM® Cortex™-M4F architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- Thumb-2 mixed 16-/32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications
  - Single-cycle multiply instruction and hardware divide
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
  - Unaligned data access, enabling data to be efficiently packed into memory
- IEEE754-compliant single-precision Floating-Point Unit (FPU)
- 16-bit SIMD vector processing unit
- Fast code execution permits slower processor clock or increases sleep mode time
- Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system and memories
- Hardware division and fast digital-signal-processing orientated multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Enhanced system debug with extensive breakpoint and trace capabilities
- Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging and tracing
- Migration from the ARM7 processor family for better performance and power efficiency
- Optimized for single-cycle Flash memory usage
- Ultra-low power consumption with integrated sleep modes
- 80-MHz operation
- 1.25 DMIPS/MHz



The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

This chapter provides information on the Stellaris implementation of the Cortex-M4F processor, including the programming model, the memory model, the exception model, fault handling, and power management.

For technical details on the instruction set, see the ARM® Cortex™-M4 Technical Reference Manual.

# 2.1 Block Diagram

The Cortex-M4F processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including IEEE754-compliant single-precision floating-point computation, a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M4F processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M4F processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M4F instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M4F processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.




Figure 2-1. CPU Block Diagram

# 2.2 Overview

# 2.2.1 System-Level Interface

The Cortex-M4F processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

The Cortex-M4F processor has a memory protection unit (MPU) that provides fine-grain memory control, enabling applications to implement security privilege levels and separate code, data and stack on a task-by-task basis.

### 2.2.2 Integrated Configurable Debug

The Cortex-M4F processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *ARM® Debug Interface V5 Architecture Specification* for details on SWJ-DP.

For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Embedded Trace Macrocell (ETM) delivers unrivaled instruction trace capture in an area smaller than traditional trace units, enabling full instruction trace. For more details on the ARM ETM, see the *ARM® Embedded Trace Macrocell Architecture Specification*.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M4F debug capabilities, see the ARM® Debug Interface V5 Architecture Specification.

### 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M4F trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 65.

Debug Serial Wire **ATB** Trace Out ATB Asynchronous FIFO Trace Port Interface (serializer) Slave (SWO) Port APB APB Slave • Interface Port

Figure 2-2. TPIU Block Diagram

# 2.2.4 Cortex-M4F System Component Details

The Cortex-M4F includes the following system components:

■ SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 117).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 118).

#### ■ System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see "System Control Block (SCB)" on page 119).

#### ■ Memory Protection Unit (MPU)

Improves system reliability by defining the memory attributes for different memory regions. The MPU provides up to eight different regions and an optional predefined background region (see "Memory Protection Unit (MPU)" on page 119).

#### ■ Floating-Point Unit (FPU)

Fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square-root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

# 2.3 Programming Model

This section describes the Cortex-M4F programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

#### 2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M4F has two modes of operation:

#### Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

#### Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M4F has two privilege levels:

#### Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction.
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals

#### Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 81) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

#### 2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks: the main stack and the process stack, with a pointer for each held in independent registers (see the **SP** register on page 71).

In Thread mode, the **CONTROL** register (see page 81) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 67.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used			
Thread	Applications	Privileged or unprivileged <sup>a</sup>	Main stack or process stack <sup>a</sup>			
Handler	Exception handlers	Always privileged	Main stack			

a. See CONTROL (page 81).

#### 2.3.3 Register Map

Figure 2-3 on page 68 shows the Cortex-M4F register set. Table 2-2 on page 68 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.




Figure 2-3. Cortex-M4F Register Set

Table 2-2. Processor Register Map

		•			
Offset	Name	Туре	Reset	Description	See page
-	R0	R/W	-	Cortex General-Purpose Register 0	70
-	R1	R/W	-	Cortex General-Purpose Register 1	70
-	R2	R/W	-	Cortex General-Purpose Register 2	70
-	R3	R/W	-	Cortex General-Purpose Register 3	70
-	R4	R/W	-	Cortex General-Purpose Register 4	70
-	R5	R/W	-	Cortex General-Purpose Register 5	70
-	R6	R/W	-	Cortex General-Purpose Register 6	70
-	R7	R/W	-	Cortex General-Purpose Register 7	70
-	R8	R/W	-	Cortex General-Purpose Register 8	70
-	R9	R/W	-	Cortex General-Purpose Register 9	70
-	R10	R/W	-	Cortex General-Purpose Register 10	70
-	R11	R/W	-	Cortex General-Purpose Register 11	70

Table 2-2. Processor Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
-	R12	R/W	-	Cortex General-Purpose Register 12	70
-	SP	R/W	-	Stack Pointer	71
-	LR	R/W	0xFFFF.FFFF	Link Register	72
-	PC	R/W	-	Program Counter	73
-	PSR	R/W	0x0100.0000	Program Status Register	74
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	78
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	79
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	80
-	CONTROL	R/W	0x0000.0000	Control Register	81
-	FPSC	R/W	-	Floating-Point Status Control	83

# 2.3.4 Register Descriptions

This section lists and describes the Cortex-M4F registers, in the order shown in Figure 2-3 on page 68. The core registers are not memory mapped and are accessed by register name rather than offset.

**Note:** The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Register 1: Cortex General-Purpose Register 0 (R0)

Register 2: Cortex General-Purpose Register 1 (R1)

Register 3: Cortex General-Purpose Register 2 (R2)

Register 4: Cortex General-Purpose Register 3 (R3)

Register 5: Cortex General-Purpose Register 4 (R4)

Register 6: Cortex General-Purpose Register 5 (R5)

Register 7: Cortex General-Purpose Register 6 (R6)

Register 8: Cortex General-Purpose Register 7 (R7)

Register 9: Cortex General-Purpose Register 8 (R8)

Register 10: Cortex General-Purpose Register 9 (R9)

Register 11: Cortex General-Purpose Register 10 (R10)


Register 12: Cortex General-Purpose Register 11 (R11)

Register 13: Cortex General-Purpose Register 12 (R12)

The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.

#### Cortex General-Purpose Register 0 (R0)

Type R/W, reset -



#### Register 14: Stack Pointer (SP)

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.

#### Stack Pointer (SP) Type R/W, reset -SP R/W Type Reset 15 14 13 12 10 SP Туре R/W Reset Bit/Field Description Name Type Reset 31:0 SP R/W This field is the address of the stack pointer.


#### Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

 ${\tt EXC\_RETURN}$  is loaded into **LR** on exception entry. See Table 2-10 on page 104 for the values and description.

#### Link Register (LR)

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description


31:0 LINK R/W 0xFFF.FFF This field is the return address.

## **Register 16: Program Counter (PC)**

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

#### Program Counter (PC)

Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	PC	R/W	-	This field is the current program address

#### Register 17: Program Status Register (PSR)

**Note:** This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27, bits 19:16
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 7:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

**APSR** contains the current state of the condition flags from previous instruction executions.

**EPSR** contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 101).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 74 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information about how to access the program status registers.


Table 2-3. PSR Register Combinations

Register	Туре	Combination
PSR	R/W <sup>a, b</sup>	APSR, EPSR, and IPSR
IEPSR	RO	EPSR and IPSR
IAPSR	R/W <sup>a</sup>	APSR and IPSR
EAPSR	R/W <sup>b</sup>	APSR and EPSR

a. The processor ignores writes to the IPSR bits.

#### Program Status Register (PSR)

Type R/W, reset 0x0100.0000



b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

31	N	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				O The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing PSR or APSR.
				This bit is cleared by software using an MRS instruction.

Bit/Field

Name

Type

Reset

Description

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status  These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.  When EPSR holds the ICI execution state, bits 26:25 are zero.  The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions
				for the instructions are either all the same, or some can be the inverse of others. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.  The value of this field is only meaningful when accessing PSR or EPSR.
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit:
				■ The BLX, BX and POP{PC} instructions
				■ Restoration from the stacked <b>xPSR</b> value on an exception return
				■ Bit 0 of the vector value on an exception entry or reset
				Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 106 for more information.
				The value of this bit is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19:16	GE	R/W	0x0	Greater Than or Equal Flags
				See the description of the SEL instruction in the <i>Cortex™-M3/M4 Instruction Set Technical User's Manual</i> for more information.
				The value of this field is only meaningful when accessing <b>PSR</b> or <b>APSR</b> .
15:10	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When an interrupt occurs during the execution of an LDM, STM, PUSH POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When <b>EPSR</b> holds the ICI execution state, bits 11:10 are zero.
				The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.
				The value of this field is only meaningful when accessing <b>PSR</b> or <b>EPSR</b> .
9:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.



Bit/Field	Name	Туре	Reset	Description	
7:0	ISRNUM	RO	0x00	IPSR ISR N This field co Service Rou	ntains the exception type number of the current Interrupt
				Value	Description
				0x00	Thread mode
				0x01	Reserved
				0x02	NMI
				0x03	Hard fault
				0x04	Memory management fault
				0x05	Bus fault
				0x06	Usage fault
				0x07-0x0A	Reserved
				0x0B	SVCall
				0x0C	Reserved for Debug
				0x0D	Reserved
				0x0E	PendSV
				0x0F	SysTick
				0x10	Interrupt Vector 0
				0x11	Interrupt Vector 1
				0x93	Interrupt Vector 147
				0x94-0x7F	Reserved
				Soo "Evoor!	tion Types" on page 05 for more information

See "Exception Types" on page 95 for more information.


The value of this field is only meaningful when accessing  $\mbox{\bf PSR}$  or  $\mbox{\bf IPSR}.$ 

## Register 18: Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 95.

#### Priority Mask Register (PRIMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PRIMASK	R/W	0	Priority Mask

#### Value Description


- Prevents the activation of all exceptions with configurable priority.
- 0 No effect.

## Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 95.

#### Fault Mask Register (FAULTMASK)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
0	FAULTMASK	R/W	0	Fault Mask				

Value Description

- 1 Prevents the activation of all exceptions except for NMI.
- 0 No effect.


The processor clears the  ${\tt FAULTMASK}$  bit on exit from any exception handler except the NMI handler.

## Register 20: Base Priority Mask Register (BASEPRI)

The **BASEPRI** register defines the minimum priority for exception processing. When **BASEPRI** is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the **BASEPRI** value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 95.

#### Base Priority Mask Register (BASEPRI)

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	BASEPRI	R/W	0x0	Base Priority

Any exception that has a programmable priority level with the same or lower priority as the value of this field is masked. The **PRIMASK** register can be used to mask all exceptions with programmable priority levels. Higher priority exceptions have lower priority levels.

Value	Description
0x0	All exceptions are unmasked.
0x1	All exceptions with priority level 1-7 are masked.
0x2	All exceptions with priority level 2-7 are masked.
0x3	All exceptions with priority level 3-7 are masked.
0x4	All exceptions with priority level 4-7 are masked.
0x5	All exceptions with priority level 5-7 are masked.
0x6	All exceptions with priority level 6-7 are masked.
0x7	All exceptions with priority level 7 are masked.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

4:0

reserved

RO

0x0

## Register 21: Control Register (CONTROL)


The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode, and indicates whether the FPU state is active. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC\_RETURN value (see Table 2-10 on page 104). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex*<sup>™</sup>-*M3/M4 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC\_RETURN value, as shown in Table 2-10 on page 104.

**Note:** When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex*<sup>TM</sup>-*M3/M4 Instruction Set Technical User's Manual*.

#### Control Register (CONTROL)

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	FPCA	R/W	0	Floating-Point Context Active

Value Description

1 Floating-point context active

0 No floating-point context active

The Cortex-M4F uses this bit to determine whether to preserve floating-point state when processing an exception.

Important: Two bits control when FPCA can be enabled: the ASPEN bit in the Floating-Point Context Control (FPCC) register and the DISFPCA bit in the Auxiliary Control

(ACTLR) register.

Bit/Field	Name	Type	Reset	Description
1	ASP	R/W	0	Active Stack Pointer
				Value Description
				1 <b>PSP</b> is the current stack pointer.
				0 MSP is the current stack pointer
				In Handler mode, this bit reads as zero and ignores writes. The Cortex-M4F updates this bit automatically on exception return.
0	TMPL	R/W	0	Thread Mode Privilege Level
				Value Description
				1 Unprivileged software can be executed in Thread mode.
				Only privileged software can be executed in Thread mode.

## Register 22: Floating-Point Status Control (FPSC)

The **FPSC** register provides all necessary user-level control of the floating-point system.

## Floating-Point Status Control (FPSC)

Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	N	Z	С	٧	reserved	AHP	DN	FZ	RM	ODE		1	rese	rved		1
Туре	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	0	-	-	-	-	-	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								IDC	rese	rved	IXC	UFC	OFC	DZC	IOC
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	0	0	-	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31	N	R/W	-	Negative Condition Code Flag
				Floating-point comparison operations update this condition code flag.
30	Z	R/W	-	Zero Condition Code Flag
				Floating-point comparison operations update this condition code flag.
29	С	R/W	-	Carry Condition Code Flag
				Floating-point comparison operations update this condition code flag.
28	V	R/W	-	Overflow Condition Code Flag
				Floating-point comparison operations update this condition code flag.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	AHP	R/W	_	Alternative Half-Precision
				When set, alternative half-precision format is selected. When clear, IEEE half-precision format is selected.
				The AHP bit in the <b>FPDSC</b> register holds the default value for this bit.
25	DN	R/W	_	Default NaN Mode
				When set, any operation involving one or more NaNs returns the Default NaN. When clear, NaN operands propagate through to the output of a floating-point operation.
				The DN bit in the <b>FPDSC</b> register holds the default value for this bit.
24	FZ	R/W	-	Flush-to-Zero Mode
				When set, Flush-to-Zero mode is enabled. When clear, Flush-to-Zero mode is disabled and the behavior of the floating-point system is fully compliant with the IEEE 754 standard

compliant with the IEEE 754 standard.

The  ${ t FZ}$  bit in the **FPDSC** register holds the default value for this bit.

Bit/Field	Name	Туре	Reset	Description
23:22	RMODE	R/W	-	Rounding Mode The specified rounding mode is used by almost all floating-point instructions. The RMODE bit in the <b>FPDSC</b> register holds the default value for this bit.  Value Description  0x0 Round to Nearest (RN) mode  0x1 Round towards Plus Infinity (RP) mode  0x2 Round towards Minus Infinity (RM) mode  0x3 Round towards Zero (RZ) mode
21:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	IDC	R/W	-	Input Denormal Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
6:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	IXC	R/W	-	Inexact Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
3	UFC	R/W	-	Underflow Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.
2	OFC	R/W	-	Overflow Cumulative Exception  When set, indicates this exception has occurred since 0 was last written to this bit.
1	DZC	R/W	-	Division by Zero Cumulative Exception  When set, indicates this exception has occurred since 0 was last written to this bit.
0	IOC	R/W	-	Invalid Operation Cumulative Exception When set, indicates this exception has occurred since 0 was last written to this bit.

## 2.3.5 Exceptions and Interrupts

The Cortex-M4F processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 101 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 118 for more information.

## 2.3.6 Data Types

The Cortex-M4F supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 88 for more information.

## 2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM4F122E5QC controller is provided in Table 2-4 on page 85. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 90).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M4 Peripherals" on page 116).

**Note:** Within the memory map, all reserved space returns a bus fault when read or written.

Table 2-4. Memory Map

Start	End	Description	For details, see page
Memory	'		'
0x0000.0000	0x0001.FFFF	On-chip Flash	530
0x0002.0000	0x00FF.FFFF	Reserved	-
0x0100.0000	0x1FFF.FFFF	Reserved for ROM	528
0x2000.0000	0x2000.7FFF	Bit-banded on-chip SRAM	527
0x2000.8000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x220F.FFFF	Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000	527
0x2210.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			•
0x4000.0000	0x4000.0FFF	Watchdog timer 0	775
0x4000.1000	0x4000.1FFF	Watchdog timer 1	775
0x4000.2000	0x4000.3FFF	Reserved -	
0x4000.4000	0x4000.4FFF	GPIO Port A 658	
0x4000.5000	0x4000.5FFF	GPIO Port B 658	
0x4000.6000	0x4000.6FFF	GPIO Port C 658	

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4000.7000	0x4000.7FFF	GPIO Port D	658
0x4000.8000	0x4000.8FFF	SSIO	964
0x4000.9000	0x4000.9FFF	SSI1	964
0x4000.A000	0x4000.AFFF	SSI2	964
0x4000.B000	0x4000.BFFF	SSI3	964
0x4000.C000	0x4000.CFFF	UART0	896
0x4000.D000	0x4000.DFFF	UART1	896
0x4000.E000	0x4000.EFFF	UART2	896
0x4000.F000	0x4000.FFFF	UART3	896
0x4001.0000	0x4001.0FFF	UART4	896
0x4001.1000	0x4001.1FFF	UART5	896
0x4001.2000	0x4001.2FFF	UART6	896
0x4001.3000	0x4001.3FFF	UART7	896
0x4001.4000	0x4001.FFFF	Reserved	-
Peripherals			<u> </u>
0x4002.0000	0x4002.0FFF	l <sup>2</sup> C 0	1009
0x4002.1000	0x4002.1FFF	I <sup>2</sup> C 1	1009
0x4002.2000	0x4002.2FFF	I <sup>2</sup> C 2	1009
0x4002.3000	0x4002.3FFF	I <sup>2</sup> C 3	1009
0x4002.4000	0x4002.4FFF	GPIO Port E	658
0x4002.5000	0x4002.5FFF	GPIO Port F	658
0x4002.6000	0x4002.6FFF	GPIO Port G	658
0x4002.7000	0x4002.7FFF	GPIO Port H	658
0x4002.8000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	16/32-bit Timer 0	725
0x4003.1000	0x4003.1FFF	16/32-bit Timer 1	725
0x4003.2000	0x4003.2FFF	16/32-bit Timer 2	725
0x4003.3000	0x4003.3FFF	16/32-bit Timer 3	725
0x4003.4000	0x4003.4FFF	16/32-bit Timer 4	725
0x4003.5000	0x4003.5FFF	16/32-bit Timer 5	725
0x4003.6000	0x4003.6FFF	32/64-bit Timer 0	725
0x4003.7000	0x4003.7FFF	32/64-bit Timer 1	725
0x4003.8000	0x4003.8FFF	ADC0	817
0x4003.9000	0x4003.9FFF	ADC1	817
0x4003.A000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	1144
0x4003.D000	0x4003.DFFF	GPIO Port J	658
0x4003.E000	0x4003.FFFF	Reserved	-
0x4004.0000	0x4004.0FFF	CAN0 Controller	1056
0x4004.1000	0x4004.BFFF	Reserved	-
0x4004.C000	0x4004.CFFF	32/64-bit Timer 2	725

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4004.D000	0x4004.DFFF	32/64-bit Timer 3	725
0x4004.E000	0x4004.EFFF	32/64-bit Timer 4	725
0x4004.F000	0x4004.FFFF	32/64-bit Timer 5	725
0x4005.0000	0x4005.0FFF	USB	1097
0x4005.1000	0x4005.7FFF	Reserved	-
0x4005.8000	0x4005.8FFF	GPIO Port A (AHB aperture)	658
0x4005.9000	0x4005.9FFF	GPIO Port B (AHB aperture)	658
0x4005.A000	0x4005.AFFF	GPIO Port C (AHB aperture)	658
0x4005.B000	0x4005.BFFF	GPIO Port D (AHB aperture)	658
0x4005.C000	0x4005.CFFF	GPIO Port E (AHB aperture)	658
0x4005.D000	0x4005.DFFF	GPIO Port F (AHB aperture)	658
0x4005.E000	0x4005.EFFF	GPIO Port G (AHB aperture)	658
0x4005.F000	0x4005.FFFF	GPIO Port H (AHB aperture)	658
0x4006.0000	0x4006.0FFF	GPIO Port J (AHB aperture)	658
0x4006.1000	0x4006.1FFF	GPIO Port K (AHB aperture)	658
0x4006.2000	0x400A.EFFF	Reserved	-
0x400A.F000	0x400A.FFFF	EEPROM and Key Locker	558
0x400B.0000	0x400B.FFFF	Reserved	-
0x400C.0000	0x400C.0FFF	I <sup>2</sup> C 4	1009
0x400C.1000	0x400C.1FFF	I <sup>2</sup> C 5	1009
0x400C.2000	0x400F.8FFF	Reserved	-
0x400F.9000	0x400F.9FFF	System Exception Module	488
0x400F.A000	0x400F.BFFF	Reserved	-
0x400F.C000	0x400F.CFFF	Hibernation Module	508
0x400F.D000	0x400F.DFFF	Flash memory control	540
0x400F.E000	0x400F.EFFF	System control	228
0x400F.F000	0x400F.FFFF	μDMA	603
0x4010.0000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral Bu	s		
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	64
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	64
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	64
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M4F Peripherals (SysTick, NVIC, MPU, FPU and SCB)	128
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	65
0xE004.1000	0xE004.1FFF	Embedded Trace Macrocell (ETM)	64
0xE004.2000	0xFFFF.FFFF	Reserved	-

## 2.4.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

## 2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 89).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

## 2.4.3 Behavior of Memory Accesses

Table 2-5 on page 88 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 88 for more information on memory types and the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 85 for more information).

Table 2-5. Memory Access Behavior

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FFF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 90).
0x4000.0000 - 0x5FFF.FFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 91).
0x6000.0000 - 0x9FFF.FFFF	External RAM	Normal	-	This executable region is for data.

Table 2-5. Memory Access Behavior (continued)

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0xA000.0000 - 0xDFFF.FFFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFF	Reserved	-	-	-

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M4F has separate buses that can perform instruction fetches and data accesses simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)" on page 119.

The Cortex-M4F prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

## 2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.
- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 88 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M4F has the following memory barrier instructions:

- The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.
- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

- MPU programming
  - If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching.

 Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call. If the MPU configuration code is entered using exception mechanisms, then an ISB instruction is not required.

#### Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

#### Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

#### Memory map switching

If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map in the program. The DSB instruction ensures subsequent instruction execution uses the updated memory map.

#### ■ Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of DMB instructions.

For more information on the memory barrier instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual.* 

#### 2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 90. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 91. For the specific address range of the bit-band regions, see Table 2-4 on page 85.

**Note:** A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Table 2-6. SRAM Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x2000.0000 - 0x200F.FFFF		Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.

91

### Table 2-6. SRAM Memory Bit-Banding Regions (continued)

Address Range	Memory Region	Instruction and Data Accesses	
0x2200.0000 - 0x23FF.FFFF		Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.	

#### Table 2-7. Peripheral Memory Bit-Banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x4000.0000 - 0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.
0x4200.0000 - 0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.

The following formula shows how the alias region maps onto the bit-band region:

```
bit_word_offset = (byte_offset x 32) + (bit_number x 4)
bit_word_addr = bit_band_base + bit_word_offset
```

#### where:

#### bit word offset

The position of the target bit in the bit-band memory region.

#### bit word addr

The address of the word in the alias memory region that maps to the targeted bit.

#### bit band base

The starting address of the alias region.

#### byte offset

The number of the byte in the bit-band region that contains the targeted bit.

#### bit number

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 92 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF*32) + (7*4)
```


■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

$$0x2200.0000 = 0x2200.0000 + (0*32) + (0*4)$$

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

```
0x2200.001C = 0x2200.0000 + (0*32) + (7*4)
```

Figure 2-4. Bit-Band Mapping



## 2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.


## 2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 88 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

## 2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (Isbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 93 illustrates how data is stored.

Figure 2-5. Data Storage



## 2.4.7 Synchronization Primitives

The Cortex-M4F instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write was performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- **2.** Modify the value, as required.
- **3.** Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit.

If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

- **1.** Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- 2. If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M4F includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual.* 

## 2.5 Exception Model

The ARM Cortex-M4F processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 96 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 72 interrupts (listed in Table 2-9 on page 97).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 118.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 118 for more information on exceptions and interrupts.



## 2.5.1 Exception States

Each exception is in one of the following states:

- Inactive. The exception is not active and not pending.
- **Pending.** The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- Active. An exception that is being serviced by the processor but has not completed.

**Note:** An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.

Active and Pending. The exception is being serviced by the processor, and there is a pending exception from the same source.

## 2.5.2 Exception Types

The exception types are:

- Reset. Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- Memory Management Fault. A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The MPU or the fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions, even if the MPU is disabled.
- Bus Fault. A bus fault is an exception that occurs because of a memory-related fault for an instruction or data memory transaction such as a prefetch fault or a memory access fault. This fault can be enabled or disabled.
- **Usage Fault.** A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
  - An undefined instruction
  - An illegal unaligned access
  - Invalid state on instruction execution

95

An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- **SVCall.** A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- **Debug Monitor.** This exception is caused by the debug monitor (when not halting). This exception is only active when enabled. This exception does not activate if it is a lower priority than the current activation.
- PendSV. PendSV is a pendable, interrupt-driven request for system-level service. In an OS
  environment, use PendSV for context switching when no other exception is active. PendSV is
  triggered using the Interrupt Control and State (INTCTRL) register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 97 lists the interrupts on the LM4F122E5QC controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 96 shows as having configurable priority (see the **SYSHNDCTRL** register on page 167 and the **DIS0** register on page 138).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 104.

Table 2-8. Exception Types

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable <sup>c</sup>	0x0000.0010	Synchronous
Bus Fault	5	programmable <sup>c</sup>	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable <sup>c</sup>	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable <sup>c</sup>	0x0000.002C	Synchronous
Debug Monitor	12	programmable <sup>c</sup>	0x0000.0030	Synchronous
-	13	-	-	Reserved

Table 2-8. Exception Types (continued)

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
PendSV	14	programmable <sup>c</sup>	0x0000.0038	Asynchronous
SysTick	15	programmable <sup>c</sup>	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable <sup>d</sup>	0x0000.0040 and above	Asynchronous

a. 0 is the default priority for all the programmable priorities.

Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	0x0000.0058	UART1
23	7	0x0000.005C	SSI0
24	8	0x0000.0060	I <sup>2</sup> C0
25-29	9-13	-	Reserved
30	14	0x0000.0078	ADC0 Sequence 0
31	15	0x0000.007C	ADC0 Sequence 1
32	16	0x0000.0080	ADC0 Sequence 2
33	17	0x0000.0084	ADC0 Sequence 3
34	18	0x0000.0088	Watchdog Timers 0 and 1
35	19	0x0000.008C	16/32-Bit Timer 0A
36	20	0x0000.0090	16/32-Bit Timer 0B
37	21	0x0000.0094	16/32-Bit Timer 1A
38	22	0x0000.0098	16/32-Bit Timer 1B
39	23	0x0000.009C	16/32-Bit Timer 2A
40	24	0x0000.00A0	16/32-Bit Timer 2B
41	25	0x0000.00A4	Analog Comparator 0
42	26	0x0000.00A8	Analog Comparator 1
43	27	0x0000.00AC	Analog Comparator 2
44	28	0x0000.00B0	System Control
45	29	0x0000.00B4	Flash Memory Control and EEPROM Control
46	30	0x0000.00B8	GPIO Port F
47	31	0x0000.00BC	GPIO Port G
48	32	0x0000.00C0	GPIO Port H

b. See "Vector Table" on page 99.

c. See SYSPRI1 on page 164.

d. See PRIn registers on page 146.

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
49	33	0x0000.00C4	UART2
50	34	0x0000.00C8	SSI1
51	35	0x0000.00CC	16/32-Bit Timer 3A
52	36	0x0000.00D0	16/32-Bit Timer 3B
53	37	0x0000.00D4	I <sup>2</sup> C1
54	38	-	Reserved
55	39	0x0000.00DC	CAN0
56-58	40-42	-	Reserved
59	43	0x0000.00EC	Hibernation Module
60	44	0x0000.00F0	USB
61	45	-	Reserved
62	46	0x0000.00F8	μDMA Software
63	47	0x0000.00FC	μDMA Error
64	48	0x0000.0100	ADC1 Sequence 0
65	49	0x0000.0104	ADC1 Sequence 1
66	50	0x0000.0108	ADC1 Sequence 2
67	51	0x0000.010C	ADC1 Sequence 3
68-69	52-53	-	Reserved
70	54	0x0000.0118	GPIO Port J
71	55	0x0000.011C	GPIO Port K
72	56	-	Reserved
73	57	0x0000.0124	SSI2
74	58	0x0000.0128	SSI3
75	59	0x0000.012C	UART3
76	60	0x0000.0130	UART4
77	61	0x0000.0134	UART5
78	62	0x0000.0138	UART6
79	63	0x0000.013C	UART7
80-83	64-67	0x0000.0140 - 0x0000.014C	Reserved
84	68	0x0000.0150	I <sup>2</sup> C2
85	69	0x0000.0154	I <sup>2</sup> C3
86	70	0x0000.0158	16/32-Bit Timer 4A
87	71	0x0000.015C	16/32-Bit Timer 4B
88-107	72-91	0x0000.0160 - 0x0000.01AC	Reserved
108	92	0x0000.01B0	16/32-Bit Timer 5A
109	93	0x0000.01B4	16/32-Bit Timer 5B
110	94	0x0000.01B8	32/64-Bit Timer 0A
111	95	0x0000.01BC	32/64-Bit Timer 0B
112	96	0x0000.01C0	32/64-Bit Timer 1A
113	97	0x0000.01C4	32/64-Bit Timer 1B

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
114	98	0x0000.01C8	32/64-Bit Timer 2A
115	99	0x0000.01CC	32/64-Bit Timer 2B
116	100	0x0000.01D0	32/64-Bit Timer 3A
117	101	0x0000.01D4	32/64-Bit Timer 3B
118	102	0x0000.01D8	32/64-Bit Timer 4A
119	103	0x0000.01DC	32/64-Bit Timer 4B
120	104	0x0000.01E0	32/64-Bit Timer 5A
121	105	0x0000.01E4	32/64-Bit Timer 5B
122	106	0x0000.01E8	System Exception (imprecise)
123-124	107-108	-	Reserved
125	109	0x0000.01F4	l <sup>2</sup> C4
126	110	0x0000.01F8	I <sup>2</sup> C5
127-147	111-131	-	Reserved

## 2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- Fault Handlers. Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- **System Handlers.** NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

## 2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 96. Figure 2-6 on page 100 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

Figure 2-6. Vector Table

Exception number	IRQ number	Offset	Vector
147	131	0x0254	IRQ131
18 17 16 15 14 13 12 11 10 9 8 7	2 1 0 -1 -2	0x004C 0x004B 0x0044 0x0040 0x003C 0x003B	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved SVCall
6 5 4 3 2 1	-10 -11 -12 -13 -14	0x0018 0x0014 0x0010 0x000C 0x0008 0x0004 0x0000	Usage fault  Bus fault  Memory management fault  Hard fault  NMI  Reset  Initial SP value

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different memory location, in the range 0x0000.0400 to 0x3FFF.FC00 (see "Vector Table" on page 99). Note that when configuring the **VTABLE** register, the offset must be aligned on a 1024-byte boundary.

## 2.5.5 Exception Priorities

As Table 2-8 on page 96 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities, see page 164 and page 146.

**Note:** Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

## 2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 158.

## 2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

- **Preemption.** When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 101 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 102 more information.
- Return. Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 103 for more information.
- **Tail-Chaining.** This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On

return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

### 2.5.7.1 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 78, **FAULTMASK** on page 79, and **BASEPRI** on page 80). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.

When using floating-point routines, the Cortex-M4F processor automatically stacks the architected floating-point state on exception entry. Figure 2-7 on page 103 shows the Cortex-M4F stack frame layout when floating-point state is preserved on the stack as the result of an interrupt or an exception.

**Note:** Where stack space for floating-point state is not allocated, the stack frame is the same as that of ARMv7-M implementations without an FPU. Figure 2-7 on page 103 shows this stack frame also.




Figure 2-7. Exception Stack Frame

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC\_RETURN value to the **LR**, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

#### 2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC\_RETURN value into the **PC**:

- An LDM or POP instruction that loads the PC
- A BX instruction using any register
- An LDR instruction with the PC as the destination

EXC\_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest five bits of this value provide information on the return stack and processor mode. Table 2-10 on page 104 shows the EXC\_RETURN values with a description of the exception return behavior.

EXC\_RETURN bits 31:5 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

Table 2-10. Exception Return Behavior

EXC_RETURN[31:0]	Description	
0xFFFF.FFE0	Reserved	
0xFFFF.FFE1	Return to Handler mode.	
	Exception return uses floating-point state from MSP.	
	Execution uses MSP after return.	
0xFFFF.FFE2 - 0xFFFF.FFE8	Reserved	
0xFFFF.FFE9	Return to Thread mode.	
	Exception return uses floating-point state from MSP.	
	Execution uses MSP after return.	
0xFFFF.FFEA - 0xFFFF.FFEC	Reserved	
0xFFFF.FFED	Return to Thread mode.	
	Exception return uses floating-point state from PSP.	
	Execution uses <b>PSP</b> after return.	
0xFFFF.FFEE - 0xFFFF.FFF0	Reserved	
0xFFFF.FFF1	Return to Handler mode.	
	Exception return uses non-floating-point state from MSP.	
	Execution uses MSP after return.	
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved	
0xFFFF.FFF9	Return to Thread mode.	
	Exception return uses non-floating-point state from MSP.	
	Execution uses MSP after return.	
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved	
0xFFFF.FFFD	Return to Thread mode.	
	Exception return uses non-floating-point state from PSP.	
	Execution uses <b>PSP</b> after return.	
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved	

# 2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 94). The following conditions generate a fault:

A bus error on an instruction fetch or vector table load or a data access.

- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.
- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).
- An MPU fault because of a privilege violation or an attempt to access an unmanaged region.

#### 2.6.1 **Fault Types**

Table 2-11 on page 105 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 171 for more information about the fault status registers.

Table 2-11. Faults

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED
MPU or default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR <sup>a</sup>
MPU or default memory mismatch on data access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	DERR
MPU or default memory mismatch on exception stacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MSTKE
MPU or default memory mismatch on exception unstacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MUSTKE
MPU or default memory mismatch during lazy floating-point state preservation	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MLSPERR
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Bus error during lazy floating-point state preservation	Bus fault	Bus Fault Status (BFAULTSTAT)	BLSPE
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state <sup>b</sup>	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

a. Occurs on an access to an XN region even if the MPU is disabled.

#### 2.6.2 **Fault Escalation and Hard Faults**

All fault exceptions except for hard fault have configurable exception priority (see SYSPRI1 on page 164). Software can disable execution of the handlers for these faults (see SYSHNDCTRL on page 167).

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 94.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

**Note:** Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

## 2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 106.

Table 2-12. Fault Status and Fault Address Registers

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 177
Memory management	Memory Management Fault Status	Memory Management Fault	page 171
fault	(MFAULTSTAT)	Address (MMADDR)	page 178
Bus fault	Bus Fault Status (BFAULTSTAT)	Bus Fault Address	page 171
		(FAULTADDR)	page 179
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 171

## 2.6.4 **Lockup**

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset, an NMI occurs, or it is halted by a debugger.

**Note:** If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

## 2.7 Power Management

The Cortex-M4F processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 160). For more information about the behavior of the sleep modes, see "System Control" on page 220.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

## 2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

#### 2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 108). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.

#### 2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex™-M3/M4 Instruction Set Technical User's Manual for more information.

#### 2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of all exception handlers, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

## 2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

## 2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 78 and page 79.

## 2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 160.

## 2.7.3 The Wake-Up Interrupt Controller

The Wake-Up Interrupt Controller (WIC) is a peripheral that can detect an interrupt and wake the processor from deep sleep mode. The WIC is enabled only when the DEEPSLEEP bit in the SCR register is set (see page 160).

The WIC is not programmable, and does not have any registers or user interface. It operates entirely from hardware signals.

When the WIC is enabled and the processor enters deep sleep mode, the power management unit in the system can power down most of the Cortex-M4F processor. This has the side effect of stopping the SysTick timer. When the WIC receives an interrupt, it takes a number of clock cycles to wake up the processor and restore its state, before it can process the interrupt. This means interrupt latency is increased in deep sleep mode.

Note: If the processor detects a connection to a debugger it disables the WIC.

# 2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 108 lists the supported instructions.

Note: In Table 2-13 on page 108:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the *ARM*® *Cortex*™-*M4 Technical Reference Manual*.

Table 2-13. Cortex-M4F Instruction Summary

Mnemonic	Operands	Brief Description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn , #imm12	Add	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands Brief Description		Flags
ADR	Rd, label	Load PC-relative address	-
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <rs #n=""  =""></rs>	Arithmetic shift right	N,Z,C
В	label	Branch	-
BFC	Rd, #lsb, #width	Bit field clear	-
BFI	Rd, Rn, #lsb, #width	Bit field insert	-
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C
ВКРТ	#imm	Breakpoint	-
BL	label	Branch with link	-
BLX	Rm	Branch indirect with link	-
BX	Rm	Branch indirect	-
CBNZ	Rn, label	Compare and branch if non-zero	-
CBZ	Rn, label	Compare and branch if zero	-
CLREX	-	Clear exclusive	-
CLZ	Rd, Rm	Count leading zeros	-
CMN	Rn, Op2	Compare negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change processor state, disable interrupts	-
CPSIE	i	Change processor state, enable interrupts	-
DMB	-	Data memory barrier	-
DSB	-	Data synchronization barrier	-
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction synchronization barrier	-
IT	-	If-Then condition block	-
LDM	Rn{!}, reglist	Load multiple registers, increment after	-
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-
LDR	Rt, [Rn, #offset]	Load register with word	-
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-
LDREX	Rt, [Rn, #offset]	Load register exclusive	-
LDREXB	Rt, [Rn]	Load register exclusive with byte	-
LDREXH	Rt, [Rn]	Load register exclusive with halfword	-
LDRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-
LDRT	Rt, [Rn, #offset]	Load register with word	-
LSL, LSLS	Rd, Rm, <rs #n=""  =""></rs>	Logical shift left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical shift right	N,Z,C

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
MLA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-
MLS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOV, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C
MOVT	Rd, #imm16	Move top	-
MRS	Rd, spec_reg	Move from special register to general register	-
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP	-	No operation	-
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
PKHTB, PKHBT	{Rd,} Rn, Rm, Op2	Pack halfword	-
POP	reglist	Pop registers from stack	-
PUSH	reglist	Push registers onto stack	-
QADD	{Rd,} Rn, Rm	Saturating add	Q
QADD16	{Rd,} Rn, Rm	Saturating add 16	-
QADD8	{Rd,} Rn, Rm	Saturating add 8	-
QASX	{Rd,} Rn, Rm	Saturating add and subtract with exchange	-
QDADD	{Rd,} Rn, Rm	Saturating double and add	Q
QDSUB	{Rd,} Rn, Rm	Saturating double and subtract	Q
QSAX	{Rd,} Rn, Rm	Saturating subtract and add with exchange	-
QSUB	{Rd,} Rn, Rm	Saturating subtract	Q
QSUB16	{Rd,} Rn, Rm	Saturating subtract 16	-
QSUB8	{Rd,} Rn, Rm	Saturating subtract 8	-
RBIT	Rd, Rn	Reverse bits	-
REV	Rd, Rn	Reverse byte order in a word	-
REV16	Rd, Rn	Reverse byte order in each halfword	-
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V
SADD16	{Rd,} Rn, Rm	Signed add 16	GE
SADD8	{Rd,} Rn, Rm	Signed add 8	GE
SASX	{Rd,} Rn, Rm	Signed add and subtract with exchange	GE
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-
SDIV	{Rd,} Rn, Rm	Signed divide	-

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
SEL	{Rd,} Rn, Rm	Select bytes	-
SEV	-	Send event	
SHADD16	{Rd,} Rn, Rm	Rm Signed halving add 16	
SHADD8	{Rd,} Rn, Rm	Rd, Rn, Rm Signed halving add 8	
SHASX	{Rd,} Rn, Rm	Signed halving add and subtract with exchange	-
SHSAX	{Rd,} Rn, Rm	Signed halving add and subtract with exchange	-
SHSUB16	{Rd,} Rn, Rm	Signed halving subtract 16	-
SHSUB8	{Rd,} Rn, Rm	Signed halving subtract 8	-
SMLABB,	Rd, Rn, Rm, Ra	Signed multiply accumulate long	Q
SMLABT,		(halfwords)	
SMLATB,			
SMLATT			
SMLAD,	Rd, Rn, Rm, Ra	Signed multiply accumulate dual	Q
SMLADX			
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-
SMLALBB,	RdLo, RdHi, Rn, Rm	Signed multiply accumulate long	-
SMLALBT,		(halfwords)	
SMLALTB,			
SMLALTT			
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed multiply accumulate long dual	-
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed multiply accumulate, word by halfword	Q
SMLSD	Rd, Rn, Rm, Ra	Signed multiply subtract dual	Q
SMLSDX			
SMLSLD	RdLo, RdHi, Rn, Rm	Signed multiply subtract long dual	
SMLSLDX			
SMMLA	Rd, Rn, Rm, Ra	Signed most significant word multiply accumulate	-
SMMLS,	Rd, Rn, Rm, Ra	Signed most significant word multiply	-
SMMLR		subtract	
SMMUL,	{Rd,} Rn, Rm	Signed most significant word multiply	-
SMMULR			
SMUAD	{Rd,} Rn, Rm	Signed dual multiply add	Q
SMUADX			
SMULBB,	{Rd,} Rn, Rm	{Rd,} Rn, Rm Signed multiply halfwords	
SMULBT,			
SMULTB,			
SMULTT			
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	
SMULWB,	{Rd,} Rn, Rm	Signed multiply by halfword	
SMULWT			

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags	
SMUSD,	{Rd,} Rn, Rm Signed dual multiply subtract		-	
SMUSDX				
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q	
SSAT16	Rd, #n, Rm	Signed saturate 16	Q	
SSAX	{Rd,} Rn, Rm	Saturating subtract and add with exchange	GE	
SSUB16	{Rd,} Rn, Rm	Signed subtract 16	-	
SSUB8	{Rd,} Rn, Rm	Signed subtract 8	-	
STM	Rn{!}, reglist	Store multiple registers, increment after	-	
STMDB, STMEA	<pre>Rn{!}, reglist</pre>	Store multiple registers, decrement before	-	
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-	
STR	Rt, [Rn {, #offset}]	Store register word	-	
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-	
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-	
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-	
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-	
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-	
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-	
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-	
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-	
STRT	Rt, [Rn {, #offset}]	Store register word	-	
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V	
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant	N,Z,C,V	
SVC	#imm	Supervisor call	-	
SXTAB	{Rd,} Rn, Rm, {,ROR #}	Extend 8 bits to 32 and add	-	
SXTAB16	{Rd,} Rn, Rm,{,ROR #}	Dual extend 8 bits to 16 and add	-	
SXTAH	{Rd,} Rn, Rm,{,ROR #}	Extend 16 bits to 32 and add	-	
SXTB16	{Rd,} Rm {,ROR #n}	Signed extend byte 16	-	
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-	
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	-	
ГВВ	[Rn, Rm]	Table branch byte	-	
ГВН	[Rn, Rm, LSL #1]	Table branch halfword	-	
ΓEQ	Rn, Op2	Test equivalence	N,Z,C	
rst	Rn, Op2	Test	N,Z,C	
JADD16	{Rd,} Rn, Rm	Unsigned add 16	GE	
JADD8	{Rd,} Rn, Rm	Unsigned add 8	GE	
JASX	{Rd,} Rn, Rm	Unsigned add and subtract with exchange	GE	
JHADD16	{Rd,} Rn, Rm	Unsigned halving add 16	-	
JHADD8	{Rd,} Rn, Rm	Unsigned halving add 8	-	
UHASX	{Rd,} Rn, Rm	Unsigned halving add and subtract with exchange	-	

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags		
UHSAX	{Rd,} Rn, Rm	{Rd,} Rn, Rm  Unsigned halving subtract and add with exchange			
UHSUB16	{Rd,} Rn, Rm	{Rd,} Rn, Rm Unsigned halving subtract 16			
UHSUB8	{Rd,} Rn, Rm	Unsigned halving subtract 8	-		
UBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-		
UDIV	{Rd,} Rn, Rm	Unsigned divide	-		
UMAAL	RdLo, RdHi, Rn, Rm	Unsigned multiply accumulate accumulate long (32x32+64), 64-bit result	-		
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate (32x32+32+32), 64-bit result	-		
UMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-		
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	-		
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	-		
UQASX	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	-		
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	-		
UQSUB16	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	-		
UQSUB8	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	-		
USAD8	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences	-		
USADA8	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	-		
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q		
USAT16	Rd, #n, Rm	Unsigned Saturate 16	Q		
USAX	{Rd,} Rn, Rm	Unsigned Subtract and add with Exchange	GE		
USUB16	{Rd,} Rn, Rm	Unsigned Subtract 16	GE		
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	GE		
UXTAB	{Rd,} Rn, Rm, {,ROR #}	Rotate, extend 8 bits to 32 and Add	-		
UXTAB16	{Rd,} Rn, Rm, {,ROR #}	Rotate, dual extend 8 bits to 16 and Add	-		
UXTAH	{Rd,} Rn, Rm, {,ROR #}	Rotate, unsigned extend and Add Halfword	-		
UXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-		
UXTB16	{Rd,} Rm, {,ROR #n}	Unsigned Extend Byte 16	-		
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-		
VABS.F32	Sd, Sm	Floating-point Absolute	-		
VADD.F32	{Sd,} Sn, Sm	Floating-point Add	-		
VCMP.F32	Sd, <sm #0.0=""  =""></sm>	Compare two floating-point registers, or one floating-point register and zero	FPSCR		
VCMPE.F32	Sd, <sm #0.0=""  =""></sm>	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check			
VCVT.S32.F32	Sd, Sm	Convert between floating-point and integer	-		

Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags	
VCVT.S16.F32	Sd, Sd, #fbits	Convert between floating-point and fixed point		
VCVTR.S32.F32	Sd, Sm	Convert between floating-point and integer with rounding	-	
VCVT <b h>.F32.F16</b h>	Sd, Sm	Converts half-precision value to single-precision	-	
VCVTT <b t>.F32.F16</b t>	Sd, Sm	Converts single-precision register to half-precision	-	
VDIV.F32	{Sd,} Sn, Sm	Floating-point Divide	-	
VFMA.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Accumulate	-	
VFNMA.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Accumulate	-	
VFMS.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Subtract	-	
VFNMS.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Subtract	-	
VLDM.F<32   64>	Rn{!}, list	Load Multiple extension registers	-	
VLDR.F<32 64>	<dd sd>, [Rn]</dd sd>	Load an extension register from memory	-	
VLMA.F32	{Sd,} Sn, Sm	Floating-point Multiply Accumulate	-	
VLMS.F32	{Sd,} Sn, Sm	Floating-point Multiply Subtract	-	
VMOV.F32	Sd, #imm	Floating-point Move immediate	-	
VMOV	Sd, Sm	Floating-point Move register	-	
VMOV	Sn, Rt	Copy ARM core register to single precision	-	
VMOV	Sm, Sm1, Rt, Rt2	Copy 2 ARM core registers to 2 single precision	-	
VMOV	Dd[x], Rt	Copy ARM core register to scalar	-	
VMOV	Rt, Dn[x]	Copy scalar to ARM core register	-	
VMRS	Rt, FPSCR	Move FPSCR to ARM core register or APSR	N,Z,C,V	
VMSR	FPSCR, Rt	Move to FPSCR from ARM Core register	FPSCR	
VMUL.F32	{Sd,} Sn, Sm	Floating-point Multiply	-	
VNEG.F32	Sd, Sm	Floating-point Negate	-	
VNMLA.F32	{Sd,} Sn, Sm	Floating-point Multiply and Add	-	
VNMLS.F32	{Sd,} Sn, Sm	Floating-point Multiply and Subtract	-	
VNMUL	{Sd,} Sn, Sm	Floating-point Multiply	-	
VPOP	list	Pop extension registers	-	
VPUSH	list	Push extension registers	-	
VSQRT.F32	Sd, Sm	Calculates floating-point Square Root	-	
VSTM	Rn{!}, list	Floating-point register Store Multiple	-	
VSTR.F3<32   64>	Sd, [Rn]	Stores an extension register to memory -		
VSUB.F<32 64>	{Sd,} Sn, Sm	Floating-point Subtract	-	
USAT	Rd, #n, Rm {,shift #s}	Unsigned saturate	Q	
UXTB	{Rd,} Rm {,ROR #n}	Zero extend a byte	-	
UXTH	{Rd,} Rm {,ROR #n}	Zero extend a halfword	-	

# Table 2-13. Cortex-M4F Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
WFE	-	Wait for event	-
WFI	-	Wait for interrupt	-

# 3 Cortex-M4 Peripherals

This chapter provides information on the Stellaris<sup>®</sup> implementation of the Cortex-M4 processor peripherals, including:

■ SysTick (see page 117)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 118)
  - Facilitates low-latency exception and interrupt handling
  - Controls power management
  - Implements system control registers
- System Control Block (SCB) (see page 119)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

■ Memory Protection Unit (MPU) (see page 119)

Supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

■ Floating-Point Unit (FPU) (see page 124)

Fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

Table 3-1 on page 116 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

<b>Table 3-1.</b>	Core Peripheral	Register	Regions
-------------------	-----------------	----------	---------

Address	Core Peripheral	Description (see page)
0xE000.E010-0xE000.E01F	System Timer	117
0xE000.E100-0xE000.E4EF	Nested Vectored Interrupt Controller	118
0xE000.EF00-0xE000.EF03		
0xE000.E008-0xE000.E00F	System Control Block	119
0xE000.ED00-0xE000.ED3F		
0xE000.ED90-0xE000.EDB8	Memory Protection Unit	119
0xE000.EF30-0xE000.EF44	Floating Point Unit	124

# 3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M4 processor peripherals: SysTick, NVIC, SCB and MPU.

### 3.1.1 System Timer (SysTick)

Cortex-M4 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on either the system clock or the precision internal oscillator (PIOSC) divided by 4. If this clock signal is stopped for low power mode, the SysTick counter stops. SysTick can be kept running during Deep-sleep mode by setting the CLK\_SRC bit in the SysTick Control and Status Register (STCTRL) register and ensuring that the PIOSCPD bit in the Deep Sleep Clock Configuration (DSLPCLKCFG) register is clear. Ensure software uses aligned word accesses to access the SysTick registers.

The SysTick counter reload and current value are undefined at reset; the correct initialization sequence for the SysTick counter is:

- Program the value in the STRELOAD register.
- 2. Clear the **STCURRENT** register by writing to it with any value.
- **3.** Configure the **STCTRL** register for the required operation.

**Note:** When the processor is halted for debugging, the counter does not decrement.

### 3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 72 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

### 3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 118 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

### 3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M4 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the **Software Trigger Interrupt (SWTRIG)** register to make a Software-Generated Interrupt pending. See the INT bit in the **PEND0** register on page 140 or **SWTRIG** on page 150.

A pending interrupt remains pending until one of the following:



- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
  - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples
    the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending,
    which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the
    interrupt changes to inactive.
  - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed
    the state of the interrupt changes to pending and active. In this case, when the processor
    returns from the ISR the state of the interrupt changes to pending, which might cause the
    processor to immediately re-enter the ISR.
    - If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.
- Software writes to the corresponding interrupt clear-pending register bit
  - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.
  - For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending
    or to active, if the state was active and pending.

## 3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

## 3.1.4 Memory Protection Unit (MPU)

This section describes the Memory protection unit (MPU). The MPU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The MPU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M4 MPU defines eight separate memory regions, 0-7, and a background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M4 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in an OS environment. In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes" on page 88 for more information).

Table 3-2 on page 120 shows the possible MPU region attributes. See the section called "MPU Configuration for a Stellaris Microcontroller" on page 124 for guidelines for programming a microcontroller implementation.

**Table 3-2. Memory Attributes Summary** 

Memory Type	Description	
Strongly Ordered	All accesses to Strongly Ordered memory occur in program order.	
Device	Memory-mapped peripherals	
Normal	Normal memory	

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure software uses aligned accesses of the correct size to access MPU registers:

- Except for the **MPU Region Attribute and Size (MPUATTR)** register, all MPU registers must be accessed with aligned word accesses.
- The MPUATTR register can be accessed with byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

### 3.1.4.1 Updating an MPU Region

To update the attributes for an MPU region, the MPU Region Number (MPUNUMBER), MPU Region Base Address (MPUBASE) and MPUATTR registers must be updated. Each register can be programmed separately or with a multiple-word write to program all of these registers. You can use the MPUBASEx and MPUATTRx aliases to program up to four regions simultaneously using an STM instruction.

#### Updating an MPU Region Using Separate Words

This example simple code configures one region:

Disable a region before writing new region settings to the MPU if you have previously enabled the region being changed. For example:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
LDR R0,=MPUNUMBER ; 0xE000ED98, MPU region number register
```

```
STR R1, [R0, #0x0] ; Region Number
BIC R2, R2, #1 ; Disable
STRH R2, [R0, #0x8] ; Region Size and Enable
STR R4, [R0, #0x4] ; Region Base Address
STRH R3, [R0, #0xA] ; Region Attribute
ORR R2, #1 ; Enable
STRH R2, [R0, #0x8] ; Region Size and Enable
```

Software must use memory barrier instructions:

- Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanism cause memory barrier behavior.

Software does not need any memory barrier instructions during MPU setup, because it accesses the MPU through the Private Peripheral Bus (PPB), which is a Strongly Ordered memory region.

For example, if all of the memory access behavior is intended to take effect immediately after the programming sequence, then a DSB instruction and an ISB instruction should be used. A DSB is required after changing MPU settings, such as at the end of context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

### Updating an MPU Region Using Multi-Word Writes

The MPU can be programmed directly using multi-word writes, depending how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

An STM instruction can be used to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STM R0, {R1-R3} ; Region number, address, attribute, size and enable
```

This operation can be done in two words for pre-packed information, meaning that the **MPU Region Base Address (MPUBASE)** register (see page 184) contains the required region number and has the VALID bit set. This method can be used when the data is statically packed, for example in a boot loader:

#### Subregions


Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the **MPU Region Attribute and Size (MPUATTR)** register (see page 186) to disable a subregion. The least-significant bit of the SRD field controls the first subregion, and the most-significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be configured to  $0 \times 00$ , otherwise the MPU behavior is unpredictable.

### Example of SRD Use

Two regions with the same base address overlap. Region one is 128 KB, and region two is 512 KB. To ensure the attributes from region one apply to the first 128 KB region, configure the SRD field for region two to 0x03 to disable the first two subregions, as Figure 3-1 on page 122 shows.

Figure 3-1. SRD Use Example



### 3.1.4.2 MPU Access Permission Attributes

The access permission bits, TEX, S, C, B, AP, and XN of the **MPUATTR** register, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

Table 3-3 on page 122 shows the encodings for the TEX, C, B, and S access permission bits. All encodings are shown for completeness, however the current implementation of the Cortex-M4 does not support the concept of cacheability or shareability. Refer to the section called "MPU Configuration for a Stellaris Microcontroller" on page 124 for information on programming the MPU for Stellaris implementations.

Table 3-3. TEX, S, C, and B Bit Field Encoding

TEX	s	С	В	Memory Type	Shareability	Other Attributes
000b	x <sup>a</sup>	0	0	Strongly Ordered	Shareable	-
000	x <sup>a</sup>	0	1	Device	Shareable	-

Table 3-3. TEX, S, C, and B Bit Field Encoding (continued)

TEX	S	С	В	Memory Type	Shareability	Other Attributes
000	0	1	0	Normal	Not shareable	
000	1	1	0	Normal	Shareable	Outer and inner
000	0	1	1	Normal	Not shareable	write-through. No write allocate.
000	1	1	1	Normal	Shareable	
001	0	0	0	Normal	Not shareable	Outer and inner
001	1	0	0	Normal	Shareable	noncacheable.
001	x <sup>a</sup>	0	1	Reserved encoding	-	-
001	x <sup>a</sup>	1	0	Reserved encoding	-	-
001	0	1	1	Normal	Not shareable	Outer and inner
001	1	1	1	Normal	Shareable	write-back. Write and read allocate.
010	x <sup>a</sup>	0	0	Device	Not shareable	Nonshared Device.
010	x <sup>a</sup>	0	1	Reserved encoding	-	-
010	x <sup>a</sup>	1	x <sup>a</sup>	Reserved encoding	-	-
1BB	0	Α	Α	Normal	Not shareable	Cached memory (BB =
1BB	1	Α	А	Normal	Shareable	outer policy, AA = inner policy).
						See Table 3-4 for the encoding of the AA and BB bits.

a. The MPU ignores the value of this bit.

Table 3-4 on page 123 shows the cache policy for memory attribute encodings with a  $\pm \pm \times$  value in the range of 0x4-0x7.

**Table 3-4. Cache Policy for Memory Attribute Encoding** 

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate

Table 3-5 on page 123 shows the AP encodings in the **MPUATTR** register that define the access permissions for privileged and unprivileged software.

Table 3-5. AP Bit Field Encoding

AP Bit Field		Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.

Table 3-5. AP Bit Field Encoding (continued)

		Unprivileged Permissions	Description
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.

### MPU Configuration for a Stellaris Microcontroller

Stellaris microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 124.

**Table 3-6. Memory Region Attributes for Stellaris Microcontrollers** 

Memory Region	TEX	S	С	В	Memory Type and Attributes
Flash memory	000b	0	1	0	Normal memory, non-shareable, write-through
Internal SRAM	000b	1	1	0	Normal memory, shareable, write-through
External SRAM	000b	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	000b	1	0	1	Device memory, shareable

In current Stellaris microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations.

#### 3.1.4.3 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault (see "Exceptions and Interrupts" on page 85 for more information). The **MFAULTSTAT** register indicates the cause of the fault. See page 171 for more information.

## 3.1.5 Floating-Point Unit (FPU)

This section describes the Floating-Point Unit (FPU) and the registers it uses. The FPU provides:

- 32-bit instructions for single-precision (C float) data-processing operations
- Combined Multiply and Accumulate instructions for increased precision (Fused MAC)
- Hardware support for conversion, addition, subtraction, multiplication with optional accumulate, division, and square-root
- Hardware support for denormals and all IEEE rounding modes
- 32 dedicated 32-bit single-precision registers, also addressable as 16 double-word registers
- Decoupled three stage pipeline


The Cortex-M4F FPU fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions. The FPU provides floating-point computation functionality that is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic, referred to as the IEEE 754 standard. The FPU's single-precision extension registers can also be accessed as 16 doubleword registers for load, store, and move operations.

### 3.1.5.1 FPU Views of the Register Bank

The FPU provides an extension register file containing 32 single-precision registers. These can be viewed as:

- Sixteen 64-bit doubleword registers, D0-D15
- Thirty-two 32-bit single-word registers, S0-S31
- A combination of registers from the above views

Figure 3-2. FPU Register Bank



The mapping between the registers is as follows:

- S<2n> maps to the least significant half of D<n>
- S<2n+1> maps to the most significant half of D<n>

For example, you can access the least significant half of the value in D6 by accessing S12, and the most significant half of the elements by accessing S13.

### 3.1.5.2 Modes of Operation

The FPU provides three modes of operation to accommodate a variety of applications.

**Full-Compliance mode.** In Full-Compliance mode, the FPU processes all operations according to the IEEE 754 standard in hardware.

Flush-to-Zero mode. Setting the FZ bit of the Floating-Point Status and Control (FPSC) register enables Flush-to-Zero mode. In this mode, the FPU treats all subnormal input operands of arithmetic CDP operations as zeros in the operation. Exceptions that result from a zero operand are signalled appropriately. VABS, VNEG, and VMOV are not considered arithmetic CDP operations and are not affected by Flush-to-Zero mode. A result that is tiny, as described in the IEEE 754 standard, where the destination precision is smaller in magnitude than the minimum normal value before rounding, is replaced with a zero. The IDC bit in FPSC indicates when an input flush occurs. The UFC bit in FPSC indicates when a result flush occurs.

**Default NaN mode.** Setting the DN bit in the **FPSC** register enables default NaN mode. In this mode, the result of any arithmetic data processing operation that involves an input NaN, or that generates a NaN result, returns the default NaN. Propagation of the fraction bits is maintained only by VABS,

VNEG, and VMOV operations. All other CDP operations ignore any information in the fraction bits of an input NaN.

### 3.1.5.3 Compliance with the IEEE 754 standard

When Default NaN (DN) and Flush-to-Zero (FZ) modes are disabled, FPv4 functionality is compliant with the IEEE 754 standard in hardware. No support code is required to achieve this compliance.

### 3.1.5.4 Complete Implementation of the IEEE 754 standard

The Cortex-M4F floating point instruction set does not support all operations defined in the IEEE 754-2008 standard. Unsupported operations include, but are not limited to the following:

- Remainder
- Round floating-point number to integer-valued floating-point number
- Binary-to-decimal conversions
- Decimal-to-binary conversions
- Direct comparison of single-precision and double-precision values

The Cortex-M4 FPU supports fused MAC operations as described in the IEEE standard. For complete implementation of the IEEE 754-2008 standard, floating-point functionality must be augmented with library functions.

### 3.1.5.5 IEEE 754 standard implementation choices

#### NaN handling

All single-precision values with the maximum exponent field value and a nonzero fraction field are valid NaNs. A most-significant fraction bit of zero indicates a Signaling NaN (SNaN). A one indicates a Quiet NaN (QNaN). Two NaN values are treated as different NaNs if they differ in any bit. The below table shows the default NaN values.

Sign	Fraction	Fraction
0	0xFF	bit [22] = 1, bits [21:0] are all zeros

Processing of input NaNs for ARM floating-point functionality and libraries is defined as follows:

- In full-compliance mode, NaNs are handled as described in the ARM Architecture Reference Manual. The hardware processes the NaNs directly for arithmetic CDP instructions. For data transfer operations, NaNs are transferred without raising the Invalid Operation exception. For the non-arithmetic CDP instructions, VABS, VNEG, and VMOV, NaNs are copied, with a change of sign if specified in the instructions, without causing the Invalid Operation exception.
- In default NaN mode, arithmetic CDP instructions involving NaN operands return the default NaN regardless of the fractions of any NaN operands. SNaNs in an arithmetic CDP operation set the IOC flag, FPSCR[0]. NaN handling by data transfer and non-arithmetic CDP instructions is the same as in full-compliance mode.

Table 3-7. QNaN and SNaN Handling

	Default NaN Mode	With QNaN Operand	With SNaN Operand		
Arithmetic CDP	Off	The QNaN or one of the QNaN operands, if there is more than one, is returned according to the rules given in the ARM Architecture Reference Manual.	IOC <sup>a</sup> set. The SNaN is quieted and the result NaN is determined by the rules given in the ARM Architecture Reference Manual.		
	On	Default NaN returns.	IOCa set. Default NaN returns.		
Non-arithmetic CDP	Off/On	NaN passes to destination with sign change	ged as appropriate.		
FCMP(Z)	-	Unordered compare.	IOC set. Unordered compare.		
FCMPE(Z)	-	IOC set. Unordered compare.	IOC set. Unordered compare.		
Load/store	Off/On	All NaNs transferred.			

a. IOC is the Invalid Operation exception flag, FPSCR[0].

#### Comparisons

Comparison results modify the flags in the FPSCR. You can use the MVRS APSR\_nzcv instruction (formerly FMSTAT) to transfer the current flags from the FPSCR to the APSR. See the ARM Architecture Reference Manual for mapping of IEEE 754-2008 standard predicates to ARM conditions. The flags used are chosen so that subsequent conditional execution of ARM instructions can test the predicates defined in the IEEE standard.

#### Underflow

The Cortex-M4F FPU uses the before rounding form of tininess and the inexact result form of loss of accuracy as described in the IEEE 754-2008 standard to generate Underflow exceptions.

In flush-to-zero mode, results that are tiny before rounding, as described in the IEEE standard, are flushed to a zero, and the UFC flag, FPSCR[3], is set. See the ARM Architecture Reference Manual for information on flush-to-zero mode.

When the FPU is not in flush-to-zero mode, operations are performed on subnormal operands. If the operation does not produce a tiny result, it returns the computed result, and the UFC flag, FPSCR[3], is not set. The IXC flag, FPSCR[4], is set if the operation is inexact. If the operation produces a tiny result, the result is a subnormal or zero value, and the UFC flag, FPSCR[3], is set if the result was also inexact.

### 3.1.5.6 Exceptions

The FPU sets the cumulative exception status flag in the FPSCR register as required for each instruction, in accordance with the FPv4 architecture. The FPU does not support user-mode traps. The exception enable bits in the FPSCR read-as-zero, and writes are ignored. The processor also has six output pins, FPIXC, FPUFC, FPOFC, FPDZC, FPIDC, and FPIOC, that each reflect the status of one of the cumulative exception flags. See the Cortex-M4 Integration and Implementation Manual for a description of these outputs.

The processor can reduce the exception latency by using lazy stacking. See Auxiliary Control Register, ACTLR on page 4-5. This means that the processor reserves space on the stack for the FP state, but does not save that state information to the stack. See the ARMv7-M Architecture Reference Manual for more information.

### 3.1.5.7 Enabling the FPU

The FPU is disabled from reset. You must enable it before you can use any floating-point instructions. The processor must be in privileged mode to read from and write to the **Coprocessor Access** 

**Control (CPAC)** register. The below example code sequence enables the FPU in both privileged and user modes.

```
; CPACR is located at address 0xE000ED88
LDR.W R0, =0xE000ED88
; Read CPACR
LDR R1, [R0]
; Set bits 20-23 to enable CP10 and CP11 coprocessors
ORR R1, R1, #(0xF << 20)
; Write back the modified value to the CPACR
STR R1, [R0]; wait for store to complete
DSB
;reset pipeline now the FPU is enabled
ISB</pre>
```

# 3.2 Register Map

Table 3-8 on page 128 lists the Cortex-M4 Peripheral SysTick, NVIC, MPU, FPU and SCB registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

**Note:** Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 3-8. Peripherals Register Map

Offset	Name	Туре	Reset	Description	See page				
System Timer (SysTick) Registers									
0x010	STCTRL	R/W	0x0000.0004	SysTick Control and Status Register	132				
0x014	STRELOAD	R/W	-	SysTick Reload Value Register	134				
0x018	STCURRENT	R/WC	-	SysTick Current Value Register	135				
Nested V	ectored Interrupt Control	ler (NVIC)	Registers						
0x100	EN0	R/W	0x0000.0000	Interrupt 0-31 Set Enable	136				
0x104	EN1	R/W	0x0000.0000	Interrupt 32-63 Set Enable	136				
0x108	EN2	R/W	0x0000.0000	Interrupt 64-95 Set Enable	136				
0x10C	EN3	R/W	0x0000.0000	Interrupt 96-127 Set Enable	136				
0x110	EN4	R/W	0x0000.0000	Interrupt 128-131 Set Enable	137				
0x180	DIS0	R/W	0x0000.0000	Interrupt 0-31 Clear Enable	138				
0x184	DIS1	R/W	0x0000.0000	Interrupt 32-63 Clear Enable	138				
0x188	DIS2	R/W	0x0000.0000	Interrupt 64-95 Clear Enable	138				
0x18C	DIS3	R/W	0x0000.0000	Interrupt 96-127 Clear Enable	138				
0x190	DIS4	R/W	0x0000.0000	Interrupt 128-131 Clear Enable	139				
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-31 Set Pending	140				
0x204	PEND1	R/W	0x0000.0000	Interrupt 32-63 Set Pending	140				

Table 3-8. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x208	PEND2	R/W	0x0000.0000	Interrupt 64-95 Set Pending	140
0x20C	PEND3	R/W	0x0000.0000	Interrupt 96-127 Set Pending	140
0x210	PEND4	R/W	0x0000.0000	Interrupt 128-131 Set Pending	141
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-31 Clear Pending	142
0x284	UNPEND1	R/W	0x0000.0000	Interrupt 32-63 Clear Pending	142
0x288	UNPEND2	R/W	0x0000.0000	Interrupt 64-95 Clear Pending	142
0x28C	UNPEND3	R/W	0x0000.0000	Interrupt 96-127 Clear Pending	142
0x290	UNPEND4	R/W	0x0000.0000	Interrupt 128-131 Clear Pending	143
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-31 Active Bit	144
0x304	ACTIVE1	RO	0x0000.0000	Interrupt 32-63 Active Bit	144
0x308	ACTIVE2	RO	0x0000.0000	Interrupt 64-95 Active Bit	144
0x30C	ACTIVE3	RO	0x0000.0000	Interrupt 96-127 Active Bit	144
0x310	ACTIVE4	RO	0x0000.0000	Interrupt 128-131 Active Bit	145
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	146
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	146
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	146
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	146
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	146
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	146
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	146
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-31 Priority	146
0x420	PRI8	R/W	0x0000.0000	Interrupt 32-35 Priority	146
0x424	PRI9	R/W	0x0000.0000	Interrupt 36-39 Priority	146
0x428	PRI10	R/W	0x0000.0000	Interrupt 40-43 Priority	146
0x42C	PRI11	R/W	0x0000.0000	Interrupt 44-47 Priority	146
0x430	PRI12	R/W	0x0000.0000	Interrupt 48-51 Priority	146
0x434	PRI13	R/W	0x0000.0000	Interrupt 52-55 Priority	146
0x438	PRI14	R/W	0x0000.0000	Interrupt 56-59 Priority	146
0x43C	PRI15	R/W	0x0000.0000	Interrupt 60-63 Priority	146
0x440	PRI16	R/W	0x0000.0000	Interrupt 64-67 Priority	148
0x444	PRI17	R/W	0x0000.0000	Interrupt 68-71 Priority	148
0x448	PRI18	R/W	0x0000.0000	Interrupt 72-75 Priority	148

Table 3-8. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x44C	PRI19	R/W	0x0000.0000	Interrupt 76-79 Priority	148
0x450	PRI20	R/W	0x0000.0000	Interrupt 80-83 Priority	148
0x454	PRI21	R/W	0x0000.0000	Interrupt 84-87 Priority	148
0x458	PRI22	R/W	0x0000.0000	Interrupt 88-91 Priority	148
0x45C	PRI23	R/W	0x0000.0000	Interrupt 92-95 Priority	148
0x460	PRI24	R/W	0x0000.0000	Interrupt 96-99 Priority	148
0x464	PRI25	R/W	0x0000.0000	Interrupt 100-103 Priority	148
0x468	PRI26	R/W	0x0000.0000	Interrupt 104-107 Priority	148
0x46C	PRI27	R/W	0x0000.0000	Interrupt 108-111 Priority	148
0x470	PRI28	R/W	0x0000.0000	Interrupt 112-115 Priority	148
0x474	PRI29	R/W	0x0000.0000	Interrupt 116-119 Priority	148
0x478	PRI30	R/W	0x0000.0000	Interrupt 120-123 Priority	148
0x47C	PRI31	R/W	0x0000.0000	Interrupt 124-127 Priority	148
0x480	PRI32	R/W	0x0000.0000	Interrupt 128-131 Priority	148
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	150
System C	ontrol Block (SCB) Regis	sters			
0x008	ACTLR	R/W	0x0000.0000	Auxiliary Control	151
0xD00	CPUID	RO	0x410F.C241	CPU ID Base	153
0xD04	INTCTRL	R/W	0x0000.0000	Interrupt Control and State	154
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	157
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	158
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	160
0xD14	CFGCTRL	R/W	0x0000.0200	Configuration and Control	162
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	164
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	165
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	166
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	167
0xD28	FAULTSTAT	R/W1C	0x0000.0000	Configurable Fault Status	171
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	177
0xD34	MMADDR	R/W	-	Memory Management Fault Address	178
0xD38	FAULTADDR	R/W	-	Bus Fault Address	179

Table 3-8. Peripherals Register Map (continued)

Offset	Name	Туре	Reset	Description	See page					
Memory Protection Unit (MPU) Registers										
0xD90	MPUTYPE	RO	0x0000.0800	MPU Type	180					
0xD94	MPUCTRL	R/W	0x0000.0000	MPU Control	181					
0xD98	MPUNUMBER	R/W	0x0000.0000	MPU Region Number	183					
0xD9C	MPUBASE	R/W	0x0000.0000	MPU Region Base Address	184					
0xDA0	MPUATTR	R/W	0x0000.0000	MPU Region Attribute and Size	186					
0xDA4	MPUBASE1	R/W	0x0000.0000	MPU Region Base Address Alias 1	184					
0xDA8	MPUATTR1	R/W	0x0000.0000	MPU Region Attribute and Size Alias 1	186					
0xDAC	MPUBASE2	R/W	0x0000.0000	MPU Region Base Address Alias 2	184					
0xDB0	MPUATTR2	R/W	0x0000.0000	MPU Region Attribute and Size Alias 2	186					
0xDB4	MPUBASE3	R/W	0x0000.0000	MPU Region Base Address Alias 3	184					
0xDB8	MPUATTR3	R/W	0x0000.0000	MPU Region Attribute and Size Alias 3	186					
Floating-	Point Unit (FPU) Registe	rs								
0xD88	CPAC	R/W	0x0000.0000	Coprocessor Access Control	189					
0xF34	FPCC	R/W	0xC000.0000	Floating-Point Context Control	190					
0xF38	FPCA	R/W	-	Floating-Point Context Address	192					
0xF3C	FPDSC	R/W	0x0000.0000	Floating-Point Default Status Control	193					

# 3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

# Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

**Note:** This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0004

. , , , ,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		•	•			' '	reserved		•	•	•	! !	' '		COUNT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	13	14	13	12	i	10	reserved	-	,		1	1	,	CLK SRC	INTEN	ENABLE
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Е	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:17		reser	ved	R	0	0x000				•			served bit	•	
											•	ucts, the dify-write		of a reserv ion.	ed bit s	nould be
					_	_						,				
	16		COU	NT	R	0	0	Cou	nt Flag							
								Valu	ıe	Descri	ption					
								0		-	sTick tim was rea		ot coun	ted to 0 sir	nce the I	ast time
								1			/sTick tin was rea		counted	to 0 since	e the las	st time
										eared by th any va		the regis	ster or if	the STCU	RRENT	register
										-		the DAI	P, this b	it is cleare	ed only	if the
														<b>gister</b> is der read. Se		
								Deb		face V5	•	•		n for more		
	15:3		reser	hav	R	0	0x000	Soft	ware sh	ould not	rely on t	he value	of a re-	served bit	To pro	vide
	10.0		10301	vcu	1	O	0,000	com	patibility	with fut	ure prod		value c	of a reserv	•	
	2		CLK_S	SRC	R/	W	1	Cloc	k Sourc	е						
								Valu	ue Desc	cription						
								0	Pred	ision inte	ernal osc	illator (P	IOSC)	divided by	4	

System clock

Bit/Field	Name	Туре	Reset	Descripti	on
1	INTEN	R/W	0	Interrupt	Enable
				Value	Description
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.
				1	An interrupt is generated to the NVIC when SysTick counts to 0.
0	ENABLE	R/W	0	Enable	
				Value	Description
				0	The counter is disabled.
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.

# Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

**Note:** This register can only be accessed from privileged mode.


The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

Note that in order to access this register correctly, the system clock must be faster than 8 MHz.

#### SysTick Reload Value Register (STRELOAD)

Base 0xE000.E000 Offset 0x014 Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	R/W	0x00.0000	Reload Value

Value to load into the  ${\bf SysTick}$  Current Value (STCURRENT) register when the counter reaches 0.


# Register 3: SysTick Current Value Register (STCURRENT), offset 0x018

**Note:** This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

SysTick Current Value Register (STCURRENT)

Base 0xE000.E000 Offset 0x018 Type R/WC, reset -



No read-modify-write protection is provided, so change with care.

This register is write-clear. Writing to it with any value clears the register.

Clearing this register also clears the COUNT bit of the STCTRL register.

# 3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 157.

Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100

Register 5: Interrupt 32-63 Set Enable (EN1), offset 0x104

Register 6: Interrupt 64-95 Set Enable (EN2), offset 0x108

Register 7: Interrupt 96-127 Set Enable (EN3), offset 0x10C

**Note:** This register can only be accessed from privileged mode.

The **ENn** registers enable interrupts and show which interrupts are enabled. Bit 0 of **EN0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **EN1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **EN2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **EN3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **EN4** (see page 137) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.

See Table 2-9 on page 97 for interrupt assignments.

R/W

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.


#### Interrupt 0-31 Set Enable (EN0)

INT

Base 0xE000.E000 Offset 0x100

31:0

Type R/W, reset 0x0000.0000



Value	Description
0	On a read, indicates the interrupt is disabled.
	On a write, no effect.

0x0000.0000 Interrupt Enable

On a read, indicates the interrupt is enabled.

On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the **DISn** register.

# Register 8: Interrupt 128-131 Set Enable (EN4), offset 0x110

Note: This register can only be accessed from privileged mode.


The **EN4** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 97 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

### Interrupt 128-131 Set Enable (EN4)

Base 0xE000.E000 Offset 0x110

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Enable

1

Value	Description
0	On a read, indicates the interrupt is disabled.

On a write, no effect.

On a read, indicates the interrupt is enabled.

On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the **DIS4** register.

Register 9: Interrupt 0-31 Clear Enable (DIS0), offset 0x180

Register 10: Interrupt 32-63 Clear Enable (DIS1), offset 0x184

Register 11: Interrupt 64-95 Clear Enable (DIS2), offset 0x188

Register 12: Interrupt 96-127 Clear Enable (DIS3), offset 0x18C

**Note:** This register can only be accessed from privileged mode.


The **DISn** registers disable interrupts. Bit 0 of **DIS0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **DIS1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **DIS2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **DIS3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **DIS4** (see page 139) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.

See Table 2-9 on page 97 for interrupt assignments.

#### Interrupt 0-31 Clear Enable (DIS0)

Base 0xE000.E000 Offset 0x180

Type R/W, reset 0x0000.0000



#### Value Description

- On a read, indicates the interrupt is disabled.
  - On a write, no effect.
- 1 On a read, indicates the interrupt is enabled.

On a write, clears the corresponding INT[n] bit in the **EN0** register, disabling interrupt [n].

# Register 13: Interrupt 128-131 Clear Enable (DIS4), offset 0x190


Note: This register can only be accessed from privileged mode.

The **DIS4** register disables interrupts. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 97 for interrupt assignments.

Interrupt 128-131 Clear Enable (DIS4)

Base 0xE000.E000

Offset 0x190 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Disable

Value Description

- On a read, indicates the interrupt is disabled. On a write, no effect.
  - On a read, indicates the interrupt is enabled.

Register 14: Interrupt 0-31 Set Pending (PEND0), offset 0x200

Register 15: Interrupt 32-63 Set Pending (PEND1), offset 0x204

Register 16: Interrupt 64-95 Set Pending (PEND2), offset 0x208

Register 17: Interrupt 96-127 Set Pending (PEND3), offset 0x20C

**Note:** This register can only be accessed from privileged mode.

The **DISn** registers force interrupts into the pending state and show which interrupts are pending. Bit 0 of **PEND0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **PEND1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **PEND2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **PEND3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **PEND4** (see page 141) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.

See Table 2-9 on page 97 for interrupt assignments.

R/W


### Interrupt 0-31 Set Pending (PEND0)

INT

Base 0xE000.E000 Offset 0x200

31:0

Type R/W, reset 0x0000.0000



0x0000.0000 Interrupt Set Pending

Value	Description
0	On a read, indicates that the interrupt is not pending.
	On a write, no effect.
1	On a read, indicates that the interrupt is pending.
	On a write, the corresponding interrupt is set to pending
	even if it is disabled

If the corresponding interrupt is already pending, setting a bit has no effect.

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the UNPEND0 register.

# Register 18: Interrupt 128-131 Set Pending (PEND4), offset 0x210

Note: This register can only be accessed from privileged mode.


The **PEND4** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 97 for interrupt assignments.

### Interrupt 128-131 Set Pending (PEND4)

Base 0xE000.E000 Offset 0x210

D:4/E:-14

Type R/W, reset 0x0000.0000



BIT/FIG	eid Name	туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Set Pending

Value	Description
0	On a read, indicates that the interrupt is not pending.
	On a write, no effect.
1	On a read, indicates that the interrupt is pending.
	On a write, the corresponding interrupt is set to pending even if it is disabled

If the corresponding interrupt is already pending, setting a bit has no effect.

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the <code>UNPEND4</code> register.

Register 19: Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280

Register 20: Interrupt 32-63 Clear Pending (UNPEND1), offset 0x284

Register 21: Interrupt 64-95 Clear Pending (UNPEND2), offset 0x288

Register 22: Interrupt 96-127 Clear Pending (UNPEND3), offset 0x28C

**Note:** This register can only be accessed from privileged mode.


The **UNPENDn** registers show which interrupts are pending and remove the pending state from interrupts. Bit 0 of **UNPEND0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **UNPEND1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **UNPEND2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **UNPEND3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **UNPEND4** (see page 143) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.

See Table 2-9 on page 97 for interrupt assignments.

### Interrupt 0-31 Clear Pending (UNPEND0)

Base 0xE000.E000 Offset 0x280

Type R/W, reset 0x0000.0000



#### Value Description

- On a read, indicates that the interrupt is not pending.
  - On a write, no effect.
- On a read, indicates that the interrupt is pending.
  On a write, clears the corresponding INT[n] bit in the **PEND0**

register, so that interrupt [n] is no longer pending.

Setting a bit does not affect the active state of the corresponding interrupt.

## Register 23: Interrupt 128-131 Clear Pending (UNPEND4), offset 0x290


Note: This register can only be accessed from privileged mode.

The **UNPEND4** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 97 for interrupt assignments.

### Interrupt 128-131 Clear Pending (UNPEND4)

Base 0xE000.E000 Offset 0x290

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	R/W	0x0	Interrupt Clear Pending

#### Value Description

- On a read, indicates that the interrupt is not pending. On a write, no effect.
- On a read, indicates that the interrupt is pending.

  On a write, clears the corresponding INT[n] bit in the **PEND4** register, so that interrupt [n] is no longer pending.

  Setting a bit does not affect the active state of the corresponding interrupt.

Register 24: Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300

Register 25: Interrupt 32-63 Active Bit (ACTIVE1), offset 0x304

Register 26: Interrupt 64-95 Active Bit (ACTIVE2), offset 0x308

Register 27: Interrupt 96-127 Active Bit (ACTIVE3), offset 0x30C

**Note:** This register can only be accessed from privileged mode.

The **UNPENDn** registers indicate which interrupts are active. Bit 0 of **ACTIVE0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **ACTIVE1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **ACTIVE2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **ACTIVE3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **ACTIVE4** (see page 145) corresponds to Interrupt 128; bit 3 corresponds to Interrupt 131.


See Table 2-9 on page 97 for interrupt assignments.

#### Caution – Do not manually set or clear the bits in this register.

#### Interrupt 0-31 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300

Type RO, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:0 INT RO 0x0000.0000 Interrupt Active

Value Description

- 0 The corresponding interrupt is not active.
- 1 The corresponding interrupt is active, or active and pending.

## Register 28: Interrupt 128-131 Active Bit (ACTIVE4), offset 0x310


Note: This register can only be accessed from privileged mode.

The ACTIVE4 register indicates which interrupts are active. Bit 0 corresponds to Interrupt 127; bit 3 corresponds to Interrupt 131. See Table 2-9 on page 97 for interrupt assignments.

#### Caution – Do not manually set or clear the bits in this register.

#### Interrupt 128-131 Active Bit (ACTIVE4)

Base 0xE000.E000 Offset 0x310 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	INT	RO	0x0	Interrupt Active

#### Value Description

- 0 The corresponding interrupt is not active.
- 1 The corresponding interrupt is active, or active and pending.

Register 29: Interrupt 0-3 Priority (PRI0), offset 0x400 Register 30: Interrupt 4-7 Priority (PRI1), offset 0x404 Register 31: Interrupt 8-11 Priority (PRI2), offset 0x408 Register 32: Interrupt 12-15 Priority (PRI3), offset 0x40C Register 33: Interrupt 16-19 Priority (PRI4), offset 0x410 Register 34: Interrupt 20-23 Priority (PRI5), offset 0x414 Register 35: Interrupt 24-27 Priority (PRI6), offset 0x418 Register 36: Interrupt 28-31 Priority (PRI7), offset 0x41C Register 37: Interrupt 32-35 Priority (PRI8), offset 0x420 Register 38: Interrupt 36-39 Priority (PRI9), offset 0x424 Register 39: Interrupt 40-43 Priority (PRI10), offset 0x428 Register 40: Interrupt 44-47 Priority (PRI11), offset 0x42C Register 41: Interrupt 48-51 Priority (PRI12), offset 0x430 Register 42: Interrupt 52-55 Priority (PRI13), offset 0x434 Register 43: Interrupt 56-59 Priority (PRI14), offset 0x438 Register 44: Interrupt 60-63 Priority (PRI15), offset 0x43C

**Note:** This register can only be accessed from privileged mode.

The **PRIn** registers (see also page 148) provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 97 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 158) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

## Interrupt 0-3 Priority (PRI0)

Base 0xE000.E000 Offset 0x400 Type R/W, reset 0x0000.0000

туре		et uxuuuu		20	07	00	25	24	00	20	04	20	40	40	47	16
I	31	30	29	28	27	26	25 1 1	24	23	22	21	20	19	18	17	16
_		INTD				reserved			L	INTC				reserved		
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		INTB				reserved	' '			INTA				reserved	'	
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:29		INT	D	R	/W	0x0	This [4n+ <b>PRI</b>	s field ho -3], wher <b>0</b> , and so	e n is the	ority value number	e, 0-7, fo r of the <b>Ir</b>	nterrupt	terrupt wi <b>Priority</b> eater the	register	(n=0 for
	28:24		reser	ved	R	0	0x0	com	patibility	with futu	ıre prodı		value of	erved bit. f a reserven.		
	23:21		INT	С	R/W		0x0	Interrupt Priority for Interrupt [4n+2]								
								[4n+ <b>PRI</b>	⊦2], wher <b>0</b> , and so	e n is the	number e lower	r of the <b>Ir</b>	nterrupt	terrupt wi Priority eater the	register	(n=0 for
	20:16		reser	ved	R	0	0x0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	15:13		INT	В	R	W	0x0	Inte	rrupt Pric	ority for I	nterrupt	[4n+1]				
					R/W			[4n+ <b>PRI</b>	This field holds a priority value, 0-7, for the interrupt with [4n+1], where n is the number of the <b>Interrupt Priority</b> re <b>PRIO</b> , and so on). The lower the value, the greater the procresponding interrupt.			register	(n=0 for			
	12:8		reser	ved	RO		0x0	com	Software should not rely on the value of a reserved bit. To procompatibility with future products, the value of a reserved bit spreserved across a read-modify-write operation.							
	7:5		INT	Α	R/W		0x0	Inte	Interrupt Priority for Interrupt [4n]							
								[4n] <b>PRI</b>	, where r <b>0</b> , and so	n is the n	umber o	of the Inte	errupt F	terrupt wi Priority re eater the	gister (r	=0 for
	4:0		reser	ved	R	Ю.	0x0	com	patibility	with futu	ıre prodı		value of	erved bit. f a reservent.		

Register 45: Interrupt 64-67 Priority (PRI16), offset 0x440 Register 46: Interrupt 68-71 Priority (PRI17), offset 0x444 Register 47: Interrupt 72-75 Priority (PRI18), offset 0x448 Register 48: Interrupt 76-79 Priority (PRI19), offset 0x44C Register 49: Interrupt 80-83 Priority (PRI20), offset 0x450 Register 50: Interrupt 84-87 Priority (PRI21), offset 0x454 Register 51: Interrupt 88-91 Priority (PRI22), offset 0x458 Register 52: Interrupt 92-95 Priority (PRI23), offset 0x45C Register 53: Interrupt 96-99 Priority (PRI24), offset 0x460 Register 54: Interrupt 100-103 Priority (PRI25), offset 0x464 Register 55: Interrupt 104-107 Priority (PRI26), offset 0x468 Register 56: Interrupt 108-111 Priority (PRI27), offset 0x46C Register 57: Interrupt 112-115 Priority (PRI28), offset 0x470 Register 58: Interrupt 116-119 Priority (PRI29), offset 0x474 Register 59: Interrupt 120-123 Priority (PRI30), offset 0x478 Register 60: Interrupt 124-127 Priority (PRI31), offset 0x47C Register 61: Interrupt 128-131 Priority (PRI32), offset 0x480

**Note:** This register can only be accessed from privileged mode.

The **PRIn** registers (see also page 146) provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 97 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 158) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

## Interrupt 64-67 Priority (PRI16)

Base 0xE000.E000 Offset 0x440 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		INTD				reserved			reserved			INTC				reserved				
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		INTB				reserved	' '			INTA	ı			reserved						
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0				
В	sit/Field		Nam	ne	Ту	ре	Reset	Des	cription											
	31:29		INT	D	R/	w	0x0	This [4n+ <b>PRI</b> 6	·3], wher	lds a pride n is the one on the one one one one one one one one one on	ority value numbe	ie, 0-7, fo r of the <b>Ir</b>	terrupt	terrupt witerrupt witer the teater the	register	(n=0 for				
	28:24		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod		value o	served bit. f a reserve on.						
	23:21		INT	С	R/	W	0x0	This [4n+ <b>PRI</b> 6	·2], wher	lds a pride n is the one on the one one one one one one one one one on	ority value numbe	 ie, 0-7, fo r of the <b>Ir</b>	terrupt	terrupt wite reater the	register	(n=0 for				
	20:16		reserv	ved	R	Ο	0x0	com	patibility	with fut	ure prodi		value o	served bit. f a reserve on.	•					
	15:13		INT	В	R/	R/W 0x0			Interrupt Priority for Interrupt [4n+1]											
								[4n+ <b>PRI</b>	·1], wher	e n is the o on). Th	e numbe le lower	r of the <b>Ir</b>	terrupt	terrupt wit t <b>Priority</b> reater the	register	(n=0 for				
	12:8		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod		value o	served bit. f a reserve on.						
	7:5		INT	A	R/	W	0x0	Inte	rrupt Prio	ority for I	nterrupt	[4n]								
								[4n] <b>PRI</b>	, where r	n is the roon). Th	number one	of the Inte	errupt F	terrupt witerrupt witerrority reseater the	gister (r	=0 for				
	4:0		reserv	ved	R	0	0x0	com	patibility	with fut	ure prod		value o	served bit. f a reserve on.						

## Register 62: Software Trigger Interrupt (SWTRIG), offset 0xF00

**Note:** Only privileged software can enable unprivileged access to the **SWTRIG** register.


Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 97 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 162) is set, unprivileged software can access the **SWTRIG** register.

#### Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	INTID	WO	0x00	Interrupt ID

This field holds the interrupt ID of the required SGI. For example, a value of 0x3 generates an interrupt on IRQ3.

# 3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.

## Register 63: Auxiliary Control (ACTLR), offset 0x008


**Note:** This register can only be accessed from privileged mode.

The ACTLR register provides disable bits for IT folding, write buffer use for accesses to the default memory map, and interruption of multi-cycle instructions. By default, this register is set to provide optimum performance from the Cortex-M4 processor and does not normally require modification.

#### Auxiliary Control (ACTLR)

Base 0xE000.E000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:10	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	DISOOFP	R/W	0	Disable Out-Of-Order Floating Point
				Disables floating-point instructions completing out of order with respect to integer instructions.
8	DISFPCA	R/W	0	Disable CONTROL.FPCA
				Disable automatic update of the FPCA bit in the CONTROL register.
				Important: Two bits control when FPCA can be enabled: the ASPEN bit in the Floating-Point Context Control (FPCC) register and the DISFPCA bit in the Auxiliary Control (ACTLR) register.
7:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DISFOLD	R/W	0	Disable IT Folding
				VI D III

Value Description

No effect.

0

1 Disables IT folding.

In some situations, the processor can start executing the first instruction in an  $\ensuremath{\mathtt{IT}}$  block while it is still executing the  $\ensuremath{\mathtt{IT}}$  instruction. This behavior is called IT folding, and improves performance, However, IT folding can cause jitter in looping. If a task must avoid jitter, set the DISFOLD bit before executing the task, to disable IT folding.

Bit/Field	Name	Туре	Reset	Description
1	DISWBUF	R/W	0	Disable Write Buffer
				Value Description
				0 No effect.
				Disables write buffer use during default memory map accesses. In this situation, all bus faults are precise bus faults but performance is decreased because any store to memory must complete before the processor can execute the next instruction.
				<b>Note:</b> This bit only affects write buffers implemented in the Cortex-M4 processor.
0	DISMCYC	R/W	0	Disable Interrupts of Multiple Cycle Instructions
				Value Description

- 0 No effect.
- 1 Disables interruption of load multiple and store multiple instructions. In this situation, the interrupt latency of the processor is increased because any LDM or STM must complete before the processor can stack the current state and enter the interrupt handler.

## Register 64: CPU ID Base (CPUID), offset 0xD00

Note: This register can only be accessed from privileged mode.

The CPUID register contains the ARM® Cortex™-M4 processor part number, version, and implementation information.

#### CPU ID Base (CPUID)

Base 0xE000.E000


3:0

**REV** 

RO

0x1

Offset 0xD00 Type RO, reset 0x410F.C241



Value Description

**Revision Number** 

The pn value in the rnpn product revision identifier, for example, the 1 in r0p1.

## Register 65: Interrupt Control and State (INTCTRL), offset 0xD04

**Note:** This register can only be accessed from privileged mode.


The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.

When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

#### Interrupt Control and State (INTCTRL)

Base 0xE000.E000 Offset 0xD04

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31	NMISET	R/W	0	NMI Set Pending

R/W

#### Value Description

- On a read, indicates an NMI exception is not pending.
  On a write, no effect.
- On a read, indicates an NMI exception is pending.
   On a write, changes the NMI exception state to pending.

Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it registers the setting of this bit, and clears this bit on entering the interrupt handler. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.

30:29 reserved RO 0x0 Software should not rely on the value of a reserved bi compatibility with future products, the value of a reserved across a read-modify-write operation.
--

n

# PendSV Set Pending Value Description

- On a read, indicates a PendSV exception is not pending.
   On a write, no effect.
- On a read, indicates a PendSV exception is pending.
   On a write, changes the PendSV exception state to pending.

Setting this bit is the only way to set the PendSV exception state to pending. This bit is cleared by writing a 1 to the UNPENDSV bit.



28

**PENDSV** 

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				Value Description
				0 On a write, no effect.
				On a write, removes the pending state from the PendSV exception.
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				Value Description
				<ul> <li>On a read, indicates a SysTick exception is not pending.</li> <li>On a write, no effect.</li> </ul>
				1 On a read, indicates a SysTick exception is pending.
				On a write, changes the SysTick exception state to pending.
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	SysTick Clear Pending
				Value Description
				On a write, no effect.
				On a write, removes the pending state from the SysTick exception.
				This bit is write only; on a register read, its value is unknown.
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt Handling
				Value Description
				O The release from halt does not take an interrupt.
				1 The release from halt takes an interrupt.
				This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt Pending
				Value Description
				0 No interrupt is pending.
				1 An interrupt is pending.
				This bit provides status for all interrupts excluding NMI and Faults.
21:20	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
19:12	VECPEND	RO	0x00	Interrupt Pending Vector Number  This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.
				Value Description  0x00 No exceptions are pending  0x01 Reserved  0x02 NMI  0x03 Hard fault  0x04 Memory management fault  0x05 Bus fault  0x06 Usage fault  0x07-0x0A Reserved  0x0B SVCall  0x0C Reserved for Debug  0x0D Reserved  0x0E PendSV  0x0F SysTick  0x10 Interrupt Vector 0  0x11 Interrupt Vector 1   0x93 Interrupt Vector 131
11	RETBASE	RO	0	0x94-0x7F Reserved  Return to Base
				Value Description  There are preempted active exceptions to execute.  There are no active exceptions, or the currently executing exception is the only active exception.  This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the Interrupt Program Status (IPSR) register is non-zero).
10:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	VECACT	RO	0x00	Interrupt Pending Vector Number  This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the IPSR register.  Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 74).

# Register 66: Vector Table Offset (VTABLE), offset 0xD08

**Note:** This register can only be accessed from privileged mode.

The **VTABLE** register indicates the offset of the vector table base address from memory address 0x0000.0000.

Vector Table Offset (VTABLE)

Base 0xE000.E000

Offse	et 0xE000.i et 0xD08 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved	BASE				, ,			OFFSET						1
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
710001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			OFF						•			rved			<u> </u>	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0						
E	Bit/Field		Nam	ie	Type Reset Description											
31:30			reserved		R	0	0x0	com	Software should not rely on the value of a reserved b compatibility with future products, the value of a reser preserved across a read-modify-write operation.					a reserv		
	29		BAS	E	R/	W	0	Vect	tor Table	Base						
								Valu	ue Desc	ription						
								0	The	vector ta	ble is in	the code	memory	y region.		
								1	The	vector ta	ble is in	the SRA	M memo	ory regio	n.	
	28:10		OFFS	ET	R/	W	0x000.00	Vect	tor Table	Offset						
When configuring the OFFSET field, the offset must be number of exception entries in the vector table. Because interrupts, the offset must be aligned on a 1024-byte because the configuring the OFFSET field, the offset must be aligned on a 1024-byte because the configuring the OFFSET field, the offset must be numbered from the offset must be aligned on a 1024-byte because the offset must be ali										se there	are 131					
	9:0		reserv	/ed	R	0	0x00	com	patibility	ould not with futu cross a re	ure produ	ucts, the	value of	a reserv		

## Register 67: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the Interrupt Priority (PRIx) registers into separate group priority and subpriority fields. Table 3-9 on page 158 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

**Note:** Determining preemption of an exception uses only the group priority field.

**Table 3-9. Interrupt Priority Levels** 

PRIGROUP Bit Field	Binary Point <sup>a</sup>	Group Priority Field		Group Priorities	Subpriorities
0x0 - 0x4	bxxx.	[7:5]	None	8	1
0x5	bxx.y	[7:6]	[5]	4	2
0x6	bx.yy	[7]	[6:5]	2	4
0x7	b.yyy	None	[7:5]	1	8

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

#### Application Interrupt and Reset Control (APINT)

Name


Type

Reset

Base 0xE000.E000 Offset 0xD0C

Bit/Field

Type R/W, reset 0xFA05.0000



		. 7		
31:16	VECTKEY	R/W	0xFA05	Register Key
				This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess
				The Stellaris implementation uses only little-endian mode so this is cleared to $0. \  \  $
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Description

Bit/Field	Name	Туре	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping  This field determines the split of group priority from subpriority (see Table 3-9 on page 158 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				1 Resets the core and all on-chip peripherals except the Debug interface.
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.

# Register 68: System Control (SYSCTRL), offset 0xD10

**Note:** This register can only be accessed from privileged mode.

The **SYSCTRL** register controls features of entry to and exit from low-power state.

## System Control (SYSCTRL)

Base 0xE000.E000

Offset 0xD10
Type R/W, reset 0x0000.0000

	1															
			PO RO RO F				rved			' '		1				
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
•	•	' '	'	reserve	d		! !			SEVONPEND	reserved	SLEEPDEEP	SLEEPEXIT	reserved		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	R/W	R/W	RO		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
			_			_										
d	Nam	ne	Тур	oe	Reset	Des	cription									
	reserv	/ed	R	C	0x0000.00											
													ed bit sh	ould be		
						pres	served ad	cross a r	ead-mod	ally-write	operatio	on.				
	SEVON	PEND	R/	N	0	Wak	ke Up on	Pending	9							
						Val	ue Desc	ription								
						0	,					wake up	the prod	essor;		
									•							
						1										
						\ <b>\/</b> b	an an aw	ant ar int	orrunt o	ntara tha	nandina	a ototo ti	a avant	oianal		
						wak	es up the	e proces	sor from	WFE. If th	ne proce	essor is n	ot waitin	•		
									-							
						The processor also wakes up on execution of a SEV instruct external event.								or an		
	reser	/ed	R	)	0	Software should not rely on the value of a rese						erved bit	. To prov	ride		
						compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.										
	SLEEPI	DEEP	R/\	V	0	Deep Sleep Enable										
	14	RO RO O O O O O O O O O O O O O O O O O	14 13 12 RO RO RO 0 0 0	RO RO RO RO O O O O O O O O O O O O O O	RO RO RO RO RO O Name Type reserved RO  SEVONPEND R/W	14	14	RO R	RO R	RO R	RO R	RO R	Type Reset Description  RO R	14   13   12   11   10   9   8   7   6   5   4   3   2   1		

Value Description

Use Sleep mode as the low power mode. Use Deep-sleep mode as the low power mode.

0

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 69: Configuration and Control (CFGCTRL), offset 0xD14


Note: This register can only be accessed from privileged mode.

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 150).

#### Configuration and Control (CFGCTRL)

Base 0xE000.E000 Offset 0xD14

Type R/W, reset 0x0000.0200



Bit/Field	Name	Type	Reset	Description
Divrieiu	Name	Туре	Reset	Description
31:10	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	STKALIGN	R/W	1	Stack Alignment on Exception Entry
				Value Description
				0 The stack is 4-byte aligned.
				1 The stack is 8-byte aligned.
				On exception entry, the processor uses bit 9 of the stacked <b>PSR</b> to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.
8	BFHFNMIGN	R/W	0	Ignore Bus Fault in NMI and Fault
				This bit enables handlers with priority -1 or -2 to ignore data bus faults caused by load and store instructions. The setting of this bit applies to the hard fault, NMI, and <b>FAULTMASK</b> escalated handlers.
				Value Description
				0 Data bus faults caused by load and store instructions cause a lock-up.
				1 Handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions.
				Set this bit only when the handler and its data are in absolutely safe memory. The normal use of this bit is to probe system devices and bridges to detect control path problems and fix them.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	DIV0	R/W	0	Trap on Divide by 0  This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0.  Value Description
				<ul> <li>Do not trap on divide by 0. A divide by zero returns a quotient of 0.</li> <li>Trap on divide by 0.</li> </ul>
3	UNALIGNED	R/W	0	Trap on Unaligned Access
				Value Description
				0 Do not trap on unaligned halfword and word accesses.
				1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of whether <code>UNALIGNED</code> is set.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger
				Value Description
				0 Disables unprivileged software access to the <b>SWTRIG</b> register.
				1 Enables unprivileged software access to the <b>SWTRIG</b> register (see page 150).
0	BASETHR	R/W	0	Thread State Control
				Value Description
				The processor can enter Thread mode only when no exception is active.
				The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 103 for more information).

# Register 70: System Handler Priority 1 (SYSPRI1), offset 0xD18

Note: This register can only be accessed from privileged mode.

The SYSPRI1 register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible.

System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18 Type R/W, reset 0x0000.0000

Type R/W, reset 0x0000.0000																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			1	rese	rved	1	' '			USAGE	l			reserved		'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	<u>'</u>	BUS	•			reserved	ı <b>.</b>			MEM	•			reserved		'			
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0			
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription										
	31:24		reser	ved	R	.O	0x00	Software should not rely on the value of a reserved bit. To provide											
											with future products, the value of a reserved bit should be								
								preserved across a read-modify-write operation.											
	23:21		USA	GE	R	W	0x0	Usa	Usage Fault Priority										
										nfigures									
								prio		es are in	tne rang	je υ-7, w	ith lower	values r	naving n	igner			
	20:16		reser	ved	R	O.	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	. To prov	vide			
								com	compatibility with future products, the value of a reserved bit sh										
								pres	preserved across a read-modify-write operation.										
	15:13		BU	S	R/	W	0x0	Bus	Bus Fault Priority										
										nfigures t	•	•			•				
								vaiu	ies are i	n the ran	ge 0-7, \	with lowe	r values	naving r	ligner pr	iority.			
	12:8		reser	ved	R	0	0x0			ould not									
										y with futo ocross a r		-			ed bit si	nould be			
	7:5		ME	. 4	Б	W	040	Man	man, Ma		at Fault I	Drianity.	·						
	7.5		IVI⊏	IVI	K/	VV	0x0		•	ınagemer		•	of the me			ant fault			
								Con	This field configures the priority level of the memory memory configurable priority values are in the range 0-7, with having higher priority.					•	•				
	4:0		reserved			0	0x0	Software should not rely on the value of a reserve compatibility with future products, the value of a r											

# Register 71: System Handler Priority 2 (SYSPRI2), offset 0xD1C

Note: This register can only be accessed from privileged mode.

The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

#### System Handler Priority 2 (SYSPRI2)

28:0

Base 0xE000.E000 Offset 0xD1C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		SVC	ı		 					reserved			1			'
Type	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'			ı		1	rese	rved				1			•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							

Divrieiu	Name	туре	Reset	Description
31:29	SVC	R/W	0x0	SVCall Priority
				This field configures the priority level of SVCall. Configurable priority

RO

reserved

values are in the range 0-7, with lower values having higher priority. 0x000.0000 Software should not rely on the value of a reserved bit. To provide

compatibility with future products, the value of a reserved bit should be

# Register 72: System Handler Priority 3 (SYSPRI3), offset 0xD20

**Note:** This register can only be accessed from privileged mode.

The SYSPRI3 register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

#### System Handler Priority 3 (SYSPRI3)

Base 0xE000.E000 Offset 0xD20 Type R/W, reset 0x0000.0000

,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		TICK	ı			reserved				PENDSV				reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved •	1	1 1		DEBUG DEBUG RW RW				reserved			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	Description							
	31:29		TIC	K	R/	W	0x0	Sys	Tick Exc	eption Pr	riority					
								Con	figurabl	onfigures to priority of the priority.	values a	-	-			
	28:24 reserved			ved	R	0	0x0	com	patibility	ould not r with futu cross a re	ire prodi	ucts, the	value of	a reserv		
	23:21		PEND	SV	R/	W	0x0	Pen	dSV Pri	ority						
								This	This field configures the priority level of PendSV. Configurable priority values are in the range 0-7, with lower values having higher priority.							
	20:8		reser	ved	R	0	0x000	com	patibility	ould not r with futu cross a re	ire prodi	ucts, the	value of	a reserv		
	7:5		DEBU	JG	R/	W	0x0	Debug Priority								
								This field configures th values are in the range				•		, .		•
	4:0		reser	ved	R	0	0x0.0000				•			erved bit.	•	

compatibility with future products, the value of a reserved bit should be

## Register 73: System Handler Control and State (SYSHNDCTRL), offset 0xD24

**Note:** This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.

If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

#### System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000 Offset 0xD24

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	_	1	1	reserved		1		1			USAGE	BUS	MEM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SVC	BUSP	MEMP	USAGEP	TICK	PNDSV	reserved	MON	SVCA		reserved		USGA	reserved	BUSA	MEMA
Туре	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	RO	RO	RO	R/W	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:19	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	USAGE	R/W	0	Usage Fault Enable
				Value Description
				0 Disables the usage fault exception.
				1 Enables the usage fault exception.
17	BUS	R/W	0	Bus Fault Enable
				Value Description

0

Disables the bus fault exception. Enables the bus fault exception.

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				Value Description
				0 Disables the memory management fault exception.
				1 Enables the memory management fault exception.
15	SVC	R/W	0	SVC Call Pending
				Value Description
				0 An SVC call exception is not pending.
				1 An SVC call exception is pending.
				This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending
				Value Description
				0 A bus fault exception is not pending.
				1 A bus fault exception is pending.
				This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	Memory Management Fault Pending
				Value Description
				0 A memory management fault exception is not pending.
				1 A memory management fault exception is pending.
				This bit can be modified to change the pending status of the memory management fault exception.
12	USAGEP	R/W	0	Usage Fault Pending
				Value Description
				0 A usage fault exception is not pending.
				1 A usage fault exception is pending.
				This bit can be modified to change the pending status of the usage fault exception.
11	TICK	R/W	0	SysTick Exception Active
				Value Description
				0 A SysTick exception is not active.
				1 A SysTick exception is active.
				This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

Text sins runen s-A lyrince Information / TI

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				Value Description  Memory management fault is not active.  Memory management fault is active.
				This bit can be modified to change the active status of the memory management fault exception, however, see the Caution above before setting this bit.

### Register 74: Configurable Fault Status (FAULTSTAT), offset 0xD28

Note: This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

**FAULTSTAT** is byte accessible. **FAULTSTAT** or its subregisters can be accessed as follows:

- The complete **FAULTSTAT** register, with a word access to offset 0xD28
- The **MFAULTSTAT**, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The **UFAULTSTAT**, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

In a fault handler, the true faulting address can be determined by:


- Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in MFAULTSTAT, or the BFARV bit in BFAULTSTAT to determine if the MMADDR or FAULTADDR contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.

#### Configurable Fault Status (FAULTSTAT)

Base 0xE000.E000 Offset 0xD28

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that performed the divide by zero.
				Trapping on divide-by-zero is enabled by setting the DIVO bit in the Configuration and Control (CFGCTRL) register (see page 162).
				This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit.
				Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 162).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				O A usage fault has not been caused by attempting to load an invalid PC value.
				The processor has attempted an illegal load of EXC_RETURN to the PC as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that tried to perform the illegal load of the <b>PC</b> .

WWW.D's runter s-A lyance Information /TI

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				0 A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the EPSR register.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that attempted the illegal use of the <b>Execution Program Status Register (EPSR)</b> register.
				This bit is not set if an undefined instruction uses the <b>EPSR</b> register.
				This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the undefined instruction.
				An undefined instruction is an instruction that the processor cannot decode.
				This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				The value in the Bus Fault Address (FAULTADDR) register is not a valid fault address.
				1 The <b>FAULTADDR</b> register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later.
				If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose <b>FAULTADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	BLSPERR	R/W1C	0	Bus Fault on Floating-Point Lazy State Preservation
				Value Description
				No bus fault has occurred during floating-point lazy state preservation.
				A bus fault has occurred during floating-point lazy state preservation.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
12	BSTKE	R/W1C	0	Stack Bus Fault
				Value Description
				0 No bus fault has occurred on stacking for exception entry.
				Stacking for an exception entry has caused one or more bus faults.
				When this bit is set, the <b>SP</b> is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
11	BUSTKE	R/W1C	0	Unstack Bus Fault
				Value Description
				No bus fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more bus faults.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The <b>SP</b> is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
10	IMPRE	R/W1C	0	Imprecise Data Bus Error
				Value Description
				O An imprecise data bus error has not occurred.
				A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.
				When this bit is set, a fault address is not written to the <b>FAULTADDR</b> register.
				This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is set.
				This bit is cleared by writing a 1 to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error
				Value Description
				A precise data bus error has not occurred.
				A data bus error has occurred, and the <b>PC</b> value stacked for the exception return points to the instruction that caused the fault.
				When this bit is set, the fault address is written to the FAULTADDR

register.

Bit/Field	Name	Туре	Reset	Description
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description  O An instruction bus error has not occurred.  An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction.
				When this bit is set, a fault address is not written to the <b>FAULTADDR</b> register.
				This bit is cleared by writing a 1 to it.
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				The value in the <b>Memory Management Fault Address</b> (MMADDR) register is not a valid fault address.
				1 The <b>MMADDR</b> register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose <b>MMADDR</b> register value has been overwritten.
				This bit is cleared by writing a 1 to it.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	MLSPERR	R/W1C	0	Memory Management Fault on Floating-Point Lazy State Preservation
				Value Description
				No memory management fault has occurred during floating-point lazy state preservation.
				<ol> <li>No memory management fault has occurred during floating-point lazy state preservation.</li> </ol>
				This bit is cleared by writing a 1 to it.
4	MSTKE	R/W1C	0	Stack Access Violation
				Value Description
				No memory management fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more access violations.
				When this bit is set, the <b>SP</b> is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the <b>MMADDR</b> register.

the **MMADDR** register.

Bit/Field	Name	Туре	Reset	Description
3	MUSTKE	R/W1C	0	Unstack Access Violation
				Value Description
				No memory management fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more access violations.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The <b>SP</b> is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DERR	R/W1C	0	Data Access Violation
				Value Description
				O A data access violation has not occurred.
				1 The processor attempted a load or store at a location that does not permit the operation.
				When this bit is set, the <b>PC</b> value stacked for the exception return points to the faulting instruction and the address of the attempted access is written to the <b>MMADDR</b> register.
				This bit is cleared by writing a 1 to it.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				An instruction access violation has not occurred

- 0 An instruction access violation has not occurred.
- 1 The processor attempted an instruction fetch from a location that does not permit execution.

This fault occurs on any access to an XN region, even when the MPU is disabled or not present.

When this bit is set, the **PC** value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the **MMADDR** register.

# Register 75: Hard Fault Status (HFAULTSTAT), offset 0xD2C

**Note:** This register can only be accessed from privileged mode.

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

Bits are cleared by writing a 1 to them.

Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000

Offset 0xD2C Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	DBG	FORCED							rese	erved	'				'	•	
Type Reset	R/W1C 0	R/W1C 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1 1					rese	rved		1	1	1			VECT	reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0	
E	Bit/Field Name		Ту	ре	Reset	Description											
	31		DBG			/1C	0	Deb	ug Even	nt							
								This bit is reserved for Debug use. This bit must be written as a 0, otherwise behavior is unpredictable.									
	30		FORC	ED	R/W	R/W1C 0 Forced Hard Fault											
				Value Description													
								0	•								
								1	A forced hard fault has been generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled.								
								\ <b>\/</b> ha	When this bit is set, the hard fault handler must read the other fault								
								status registers to find the cause of the fault.									
								This bit is cleared by writing a 1 to it.									
	29:2		reser	ved	RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	1		VEC	т	R/W	/1C	0	Vector Table Read Fault									
								Val	ue Desc	cription							
								0	No b	us fault l	has occi	urred on a	a vector	table re	ad.		
								1	A bu	s fault o	ccurred (	on a vect	or table	read.			
								This error is always handled by the hard fault handler.									
	to the inst								When this bit is set, the <b>PC</b> value stacked for the exception return points to the instruction that was preempted by the exception.								
									his bit is cleared by writing a 1 to it.								
	0		reser	ved	R	0	0					he value ucts, the					

## Register 76: Memory Management Fault Address (MMADDR), offset 0xD34

**Note:** This register can only be accessed from privileged mode.

The MMADDR register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the MMADDR register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the Memory Management Fault Status (MFAULTSTAT) register indicate the cause of the fault and whether the value in the MMADDR register is valid (see page 171).

Memory Management Fault Address (MMADDR)

Base 0xE000.E000 Offset 0xD34 Type R/W, reset -




When the  ${\tt MMARV}$  bit of **MFAULTSTAT** is set, this field holds the address of the location that generated the memory management fault.


## Register 77: Bus Fault Address (FAULTADDR), offset 0xD38

**Note:** This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 171).



Base 0xE000.E000 Offset 0xD38 Type R/W, reset -



When the FAULTADDRV bit of **BFAULTSTAT** is set, this field holds the address of the location that generated the bus fault.

# 3.6 Memory Protection Unit (MPU) Register Descriptions

This section lists and describes the Memory Protection Unit (MPU) registers, in numerical order by address offset.

The MPU registers can only be accessed from privileged mode.


# Register 78: MPU Type (MPUTYPE), offset 0xD90

**Note:** This register can only be accessed from privileged mode.

The MPUTYPE register indicates whether the MPU is present, and if so, how many regions it supports.

#### MPU Type (MPUTYPE)

Base 0xE000.E000 Offset 0xD90 Type RO, reset 0x0000.0800



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:16	IREGION	RO	0x00	Number of I Regions  This field indicates the number of supported MPU instruction regions.  This field always contains 0x00. The MPU memory map is unified and is described by the DREGION field.
15:8	DREGION	RO	0x08	Number of D Regions  Value Description  0x08 Indicates there are eight supported MPU data regions.
7:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SEPARATE	RO	0	Separate or Unified MPU

Value Description

Indicates the MPU is unified.

# Register 79: MPU Control (MPUCTRL), offset 0xD94

Note: This register can only be accessed from privileged mode.

The **MPUCTRL** register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and **Fault Mask Register (FAULTMASK)** escalated handlers.

When the ENABLE and PRIVDEFEN bits are both set:

- For privileged accesses, the default memory map is as described in "Memory Model" on page 85. Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

Execute Never (XN) and Strongly Ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFEN bit is set. If the PRIVDEFEN bit is set and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is clear, the system uses the default memory map, which has the same memory attributes as if the MPU is not implemented (see Table 2-5 on page 88 for more information). The default memory map applies to accesses from both privileged and unprivileged software.


When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFEN is set.

Unless HFNMIENA is set, the MPU is not enabled when the processor is executing the handler for an exception with priority –1 or –2. These priorities are only possible when handling a hard fault or NMI exception or when **FAULTMASK** is enabled. Setting the HFNMIENA bit enables the MPU when operating with these two priorities.

### MPU Control (MPUCTRL)

Base 0xE000.E000 Offset 0xD94

Type R/W, reset 0x0000.0000



preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	PRIVDEFEN	R/W	0	MPU Default Region
				This bit enables privileged software access to the default memory map.
				Value Description
				0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.
				1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
				When this bit is set, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map.
				If the MPU is disabled, the processor ignores this bit.
1	HFNMIENA	R/W	0	MPU Enabled During Faults
				This bit controls the operation of the MPU during hard fault, NMI, and <b>FAULTMASK</b> handlers.
				Value Description
				The MPU is disabled during hard fault, NMI, and <b>FAULTMASK</b> handlers, regardless of the value of the ENABLE bit.
				1 The MPU is enabled during hard fault, NMI, and FAULTMASK handlers.
				When the MPU is disabled and this bit is set, the resulting behavior is unpredictable.
0	ENABLE	R/W	0	MPU Enable
				Value Description
				0 The MPU is disabled.
				1 The MPU is enabled.
				When the MPU is disabled and the ${\tt HFNMIENA}$ bit is set, the resulting behavior is unpredictable.

# Register 80: MPU Region Number (MPUNUMBER), offset 0xD98


Note: This register can only be accessed from privileged mode.

The MPUNUMBER register selects which memory region is referenced by the MPU Region Base Address (MPUBASE) and MPU Region Attribute and Size (MPUATTR) registers. Normally, the required region number should be written to this register before accessing the MPUBASE or the MPUATTR register. However, the region number can be changed by writing to the MPUBASE register with the VALID bit set (see page 184). This write updates the value of the REGION field.

#### MPU Region Number (MPUNUMBER)

Base 0xE000.E000 Offset 0xD98

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	NUMBER	R/W	0x0	MPU Region to Access

This field indicates the MPU region referenced by the  $\bf MPUBASE$  and  $\bf MPUATTR$  registers. The MPU supports eight memory regions.

Register 81: MPU Region Base Address (MPUBASE), offset 0xD9C

Register 82: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4

Register 83: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC

Register 84: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4

**Note:** This register can only be accessed from privileged mode.

The MPUBASE register defines the base address of the MPU region selected by the MPU Region Number (MPUNUMBER) register and can update the value of the MPUNUMBER register. To change the current region number and update the MPUNUMBER register, write the MPUBASE register with the VALID bit set.

The ADDR field is bits 31:*N* of the **MPUBASE** register. Bits (*N*-1):5 are reserved. The region size, as specified by the SIZE field in the **MPU Region Attribute and Size (MPUATTR)** register, defines the value of *N* where:

 $N = Log_2(Region size in bytes)$ 


If the region size is configured to 4 GB in the **MPUATTR** register, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x0000.0000.

The base address is aligned to the size of the region. For example, a 64-KB region must be aligned on a multiple of 64 KB, for example, at 0x0001.0000 or 0x0002.0000.

### MPU Region Base Address (MPUBASE)

Base 0xE000.E000 Offset 0xD9C

Type R/W, reset 0x0000.0000



Bits 31:N in this field contain the region base address. The value of N depends on the region size, as shown above. The remaining bits (N-1):5 are reserved.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	VALID	WO	0	Region Number Valid
				Value Description
				The MPUNUMBER register is not changed and the processor updates the base address for the region specified in the MPUNUMBER register and ignores the value of the REGION field.
				The <b>MPUNUMBER</b> register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field.
				This bit is always read as 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	REGION	R/W	0x0	Region Number On a write, contains the value to be written to the <b>MPUNUMBER</b> register. On a read, returns the current region number in the <b>MPUNUMBER</b> register.

Register 85: MPU Region Attribute and Size (MPUATTR), offset 0xDA0

Register 86: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8

Register 87: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0

Register 88: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8

**Note:** This register can only be accessed from privileged mode.

The **MPUATTR** register defines the region size and memory attributes of the MPU region specified by the **MPU Region Number (MPUNUMBER)** register and enables that region and any subregions.

The **MPUATTR** register is accessible using word or halfword accesses with the most-significant halfword holding the region attributes and the least-significant halfword holds the region size and the region and subregion enable bits.

The MPU access permission attribute bits, XN, AP, TEX, S, C, and B, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The SIZE field defines the size of the MPU memory region specified by the **MPUNUMBER** register as follows:

(Region size in bytes) =  $2^{(SIZE+1)}$ 

The smallest permitted region size is 32 bytes, corresponding to a SIZE value of 4. Table 3-10 on page 186 gives example SIZE values with the corresponding region size and value of N in the MPU Region Base Address (MPUBASE) register.

Table 3-10. Example SIZE Field Values


SIZE Encoding	Region Size	Value of N <sup>a</sup>	Note
00100b (0x4)	32 B	5	Minimum permitted size
01001b (0x9)	1 KB	10	-
10011b (0x13)	1 MB	20	-
11101b (0x1D)	1 GB	30	-
11111b (0x1F)		No valid ADDR field in <b>MPUBASE</b> ; the region occupies the complete memory map.	Maximum possible size

a. Refers to the N parameter in the MPUBASE register (see page 184).

#### MPU Region Attribute and Size (MPUATTR)

Base 0xE000.E000 Offset 0xDA0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	XN	R/W	0	Instruction Access Disable
				Value Description
				0 Instruction fetches are enabled.
				1 Instruction fetches are disabled.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:24	AP	R/W	0	Access Privilege
				For information on using this bit field, see Table 3-5 on page 123.
23:22	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21:19	TEX	R/W	0x0	Type Extension Mask
				For information on using this bit field, see Table 3-3 on page 122.
18	S	R/W	0	Shareable For information on using this bit, see Table 3-3 on page 122.
17	С	R/W	0	Cacheable For information on using this bit, see Table 3-3 on page 122.
16	В	R/W	0	Bufferable
				For information on using this bit, see Table 3-3 on page 122.
15:8	SRD	R/W	0x00	Subregion Disable Bits
				Value Description
				The corresponding subregion is enabled.
				1 The corresponding subregion is disabled.
				Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, configure the SRD field as 0x00. See the section called "Subregions" on page 122 for more information.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:1	SIZE	R/W	0x0	Region Size Mask
				The SIZE field defines the size of the MPU memory region specified by the <b>MPUNUMBER</b> register. Refer to Table 3-10 on page 186 for more information.

Bit/Field	Name	Туре	Reset	Description
0	ENABLE	R/W	0	Region Enable
				Value Description
				0 The region is disabled.
				1 The region is enabled.

# 3.7 Floating-Point Unit (FPU) Register Descriptions

This section lists and describes the Floating-Point Unit (FPU) registers, in numerical order by address offset.

# Register 89: Coprocessor Access Control (CPAC), offset 0xD88

The **CPAC** register specifies the access privileges for coprocessors.

Coprocessor Access Control (CPAC)

Base 0xE000.E000 Offset 0xD88

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			'	rese	rved		'		CF	<b>1</b> 211	CF	P10		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		'			'	'	rese	rved	'	•	'	! 	'	'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:24		reserv	/ed	R	0	0x00	com	patibility	with fut	rely on t ure prod read-mod	ucts, the	value of	a reserv	•	
	23:22		CP1	1	R/	W	0x00	CP1	1 Copro	cessor A	Access P	rivilege				
								0x0 0x1 0x2 0x3	Any Privil An u Rese The	ess Denie attempte leged Ac nprivileg	ed acces ccess On ged acces any acce	ily ss gener	ates a N	OCP fau	•	
	21:20		CP1	0	R/	W	0x00	CP1	0 Copro	cessor A	Access F	Privilege				
								Val	ue Desc	cription						
								0x0		ss Deni			too a NC		as Fault	
								0x1	-		ed acces ccess On	-	ies a NC	JCP USa	ge rauit	•
								OX I		•	jed acce	•	ates a N	OCP fau	ılt.	
								0x2	Rese	erved						
									The	result of	any acc	ess is un	predicta	ble.		
								0x3	Full A	Access						
	19:0		reserv	/ed	R	0	0x00	com	patibility	with fut	rely on t ure prod read-mod	ucts, the	value of	a reserv		

# Register 90: Floating-Point Context Control (FPCC), offset 0xF34

20

When set, MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack

18

17

16

25

The **FPCC** register sets or returns FPU control data.

Floating-Point Context Control (FPCC)

Base 0xE000.E000

31

Offset 0xF34
Type R/W, reset 0xC000.0000

30

	31	30	29	20	21		23	24		22	21		19	10	17	10
	ASPEN	LSPEN		' '			1	1	rese	rved						•
Туре	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved				MONRDY	reserved	BFRDY	MMRDY	HFRDY	THREAD	reserved	USER	LSPACT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0
Neset	U	Ü	U	O	U	U	U	U	U	U	U	U	O	U	U	O
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31		ASP	EN	R/	W	1	Auto	omatic S	tate Pres	servation	Enable				
								Whe	en set, ei	nables th	ne use of	the FRA	CTV bit i	n the CO	NTROL	register
													ction. Th			
									tware sta	•		and rest	oration, f	or floatin	ig-point	context,
								lmı	oorton	• Two h	nite contr	ol when	FPCA ca	n he ena	hled: the	A CDEM
								11111	Julan				int Cont			
										•			PCA bit i	n the Au	xiliary C	Control
										(ACT	LR) regi	ster.				
	30		LSPI	EN	R/	W	1	Laz	y State F	reservat	tion Enal	ole				
									-	nables a	utomatic	lazy sta	ite prese	rvation fo	or floatin	g-point
								con	text.							
	29:9		reser	ved	R	0	0x00	Soft	ware sho	ould not	rely on tl	ne value	of a res	erved bit	. To prov	/ide
											•		value of		ed bit sh	nould be
								pres	serveu a	31088 a 1	eau-moc	illy-write	operation	JII.		
	8		MONE	RDY	R/	W	0	Mor	itor Rea	dy						
										•			and prior	<i>,</i> .		_
								MO	N_PENL	when th	ne floatin	g-point :	stack fra	me was	allocated	d.
	7		reser	ved	R	0	0	Soft	ware sho	ould not	rely on tl	ne value	of a res	erved bit	. To prov	/ide
													value of		ed bit sh	nould be
								pres	serveu a	J1055 a I	eau-moc	illy-wille	operation	л.		
	6		BFR	DY	R/	W	0	Bus	Fault Re	eady						
								han					ority perm e floating			BusFault ne was
	5		MMR	DY	R/	W	0	Mer	nory Mai	nagemer	nt Fault F	Ready				

frame was allocated.


Bit/Field	Name	Туре	Reset	Description
4	HFRDY	R/W	0	Hard Fault Ready When set, priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated.
3	THREAD	R/W	0	Thread Mode When set, mode was Thread Mode when the floating-point stack frame was allocated.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	USER	R/W	0	User Privilege Level When set, privilege level was user when the floating-point stack frame was allocated.
0	LSPACT	R/W	0	Lazy State Preservation Active When set, Lazy State preservation is active. Floating-point stack frame has been allocated but saving state to it has been deferred.

# Register 91: Floating-Point Context Address (FPCA), offset 0xF38

The **FPCA** register holds the location of the unpopulated floating-point register space allocated on an exception stack frame.

# Floating-Point Context Address (FPCA)

Base 0xE000.E000 Offset 0xF38 Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31:3	ADDRESS	R/W	-	Address  The location of the unpopulated floating-point register space allocated on an exception stack frame.
2:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 92: Floating-Point Default Status Control (FPDSC), offset 0xF3C

The FPDSC register holds the default values for the Floating-Point Status Control (FPSC) register.

Floating-Point Default Status Control (FPDSC)

Base 0xE000.E000 Offset 0xF3C

21:0

Type	R/W, rese	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		reserved			AHP	DN	FZ	RM	ODE		•	rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		1 1				' '	rese	rved	•		•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Е	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:27		reserv	/ed	R	0	0x00	com	patibility	ould not a with futucross a re	ıre prodi	ucts, the	value of	a reserv		
	26		AHF	<b>o</b>	R/	W	-		Bit Def	ault Is the def	ault valu	e for the	AHP bit	in the <b>FI</b>	PSC regi	ster.
	25		DN		R/	W	-		Bit Defa	ult Is the def	ault valu	e for the	DN bit ir	the <b>FP</b> :	SC regis	ter.
	24		FZ		R/	W	-		Bit Defau	ult Is the def	ault valu	ie for the	FZ bit ir	the <b>FP</b> :	SC regis	ter.
	23:22		RMOI	DE	R/	W	-		bit hold	Default Is the def	ault valu	ie for the	RMODE	bit field i	n the <b>FP</b>	sc
								Valu	ue Des	cription						
								0x0	Rou	nd to Nea	arest (RI	N) mode				
								0x1	Rou	nd toward	ds Plus I	nfinity (F	RP) mode	9		
								0x2	Rou	nd toward	ds Minus	Infinity	(RM) mo	de		
								0x3	Rou	nd toward	ds Zero (	(RZ) mod	de			

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

RO

reserved

0x00

# 4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of four pins: TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris® JTAG controller works with the ARM JTAG controller built into the Cortex-M4F core by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO output. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trace (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Embedded Trace Macrocell (ETM) for instruction trace capture
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

See the ARM® Debug Interface V5 Architecture Specification for more information on the ARM JTAG controller.

# 4.1 Block Diagram

TCK
TMS

TAP Controller

Instruction Register (IR)

BYPASS Data Register

Boundary Scan Data Register

IDCODE Data Register

ABORT Data Register

DPACC Data Register

APACC Data Register

Cortex-M4F

Debug

Figure 4-1. JTAG Module Block Diagram

# 4.2 Signal Description

The following table lists the external signals of the JTAG/SWD controller and describes the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The JTAG/SWD controller signals are under commit protection and require a special process to be configured as GPIOs, see "Commit Control" on page 654. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 669) is set to choose the JTAG/SWD function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 687) to assign the JTAG/SWD controller signals to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646.

Table 4-1. Signals for JTAG\_SWD\_SWO (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SWCLK	85	PC0 (1)	I	TTL	JTAG/SWD CLK.
SWDIO	84	PC1 (1)	I/O	TTL	JTAG TMS and SWDIO.
SWO	82	PC3 (1)	0	TTL	JTAG TDO and SWO.
TCK	85	PC0 (1)	1	TTL	JTAG/SWD CLK.
TDI	83	PC2 (1)	1	TTL	JTAG TDI.
TDO	82	PC3 (1)	0	TTL	JTAG TDO and SWO.

Table 4-1. Signals for JTAG\_SWD\_SWO (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
TMS	84	PC1 (1)	I	TTL	JTAG TMS and SWDIO.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 195. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs. The current state of the TAP controller depends on the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-3 on page 202 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 1193 for JTAG timing diagrams.

Note: Of all the possible reset sources, only Power-On reset (POR) and the assertion of the RST input have any effect on the JTAG module. The pin configurations are reset by both the RST input and POR, whereas the internal JTAG logic is only reset with POR. See "Reset Sources" on page 207 for more information on reset.

### 4.3.1 JTAG Interface Pins

The JTAG interface consists of four standard pins: TCK, TMS, TDI, and TDO. These pins and their associated state after a power-on reset or reset caused by the RST input are given in Table 4-2. Detailed information on each pin follows. Refer to "General-Purpose Input/Outputs (GPIOs)" on page 646 for information on how to reprogram the configuration of these pins.

Table 4-2. JTAG Port Pins State after Power-On Reset or RST assertion

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TCK Input Enabled		Disabled	N/A	N/A	
TMS	TMS Input Enabled		Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

# 4.3.1.1 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks and to ensure that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components.

During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset, assuring that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source (see page 675 and page 677).

# 4.3.1.2 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state may be entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG module and associated registers are reset to their default values. This procedure should be performed to initialize the JTAG controller. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 198.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost (see page 675).

# 4.3.1.3 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, may present this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost (see page 675).

# 4.3.1.4 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset, assuring that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states (see page 675 and page 677).

#### 4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR). In order to reset

the JTAG module after the microcontroller has been powered on, the TMS input must be held HIGH for five TCK clock cycles, resetting the TAP controller and all associated JTAG chains. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 4-2. Test Access Port State Machine

# 4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out on TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 201.

### 4.3.4 Operational Considerations

Certain operational parameters must be considered when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

# 4.3.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or  $\overline{RST}$ , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (DEN[3:0] set in the **Port C GPIO Digital Enable (GPIODEN)** register), enabling the pull-up resistors (PUE[3:0] set in the **Port C GPIO Pull-Up Select (GPIOPUR)** register), disabling the pull-down resistors (PDE[3:0] cleared in the **Port C GPIO Pull-Down Select (GPIOPDR)** register) and enabling the alternate hardware function (AFSEL[3:0] set in the **Port C GPIO Alternate Function Select (GPIOAFSEL)** register) on the JTAG/SWD pins. See page 669, page 675, page 677, and page 680.

It is possible for software to configure these pins as GPIOs after reset by clearing AFSEL[3:0] in the **Port C GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides four more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 669), GPIO Pull Up Select (GPIOPUR) register (see page 675), GPIO Pull-Down Select (GPIOPDR) register (see page 677), and GPIO Digital Enable (GPIODEN) register (see page 680) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 682) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 683) have been set.

#### 4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

# 4.3.4.3 Recovering a "Locked" Microcontroller

**Note:** Performing the sequence below restores the non-volatile registers discussed in "Non-Volatile Register Programming" on page 533 to their factory default values. The mass erase of the Flash memory caused by the sequence below occurs prior to the non-volatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug port unlock sequence that can be used to recover the microcontroller. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the microcontroller in reset mass erases the Flash memory. The debug port unlock sequence is:

1. Assert and hold the RST signal.

- 2. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence on the section called "JTAG-to-SWD Switching" on page 200.
- **3.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence on the section called "SWD-to-JTAG Switching" on page 201.
- 4. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **5.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **6.** Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- 7. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- 8. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- 9. Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- 10. Perform steps 1 and 2 of the JTAG-to-SWD switch sequence.
- **11.** Perform steps 1 and 2 of the SWD-to-JTAG switch sequence.
- **12.** Release the  $\overline{RST}$  signal.
- 13. Wait 400 ms.
- 14. Power-cycle the microcontroller.

# 4.3.4.4 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M4F core without having to perform, or have any knowledge of, JTAG cycles. This integration is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequence of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM® Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This instance is the only one where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

#### JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send the switching preamble to the microcontroller. The 16-bit TMS command for switching to SWD mode is defined as b1110.0111.1001.1110, transmitted LSB first.



This command can also be represented as 0xE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch command, 0xE79E, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in SWD mode, the SWD goes into the line reset state before sending the switch sequence.

### SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch command to the microcontroller. The 16-bit TMS command for switching to JTAG mode is defined as b1110.0111.0011.1100, transmitted LSB first. This command can also be represented as 0xE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch command, 0xE73C, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in JTAG mode, the JTAG goes into the Test Logic Reset state before sending the switch sequence.

# 4.4 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\overline{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. To return the pins to their JTAG functions, enable the four JTAG pins (PC[3:0]) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the four JTAG pins (PC[3:0]) should be returned to their default settings.

# 4.5 Register Descriptions

The registers in the JTAG TAP Controller or Shift Register chains are not memory mapped and are not accessible through the on-chip Advanced Peripheral Bus (APB). Instead, the registers within the JTAG controller are all accessed serially through the TAP Controller. These registers include the Instruction Register and the six Data Registers.

# 4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the IR. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the IR bits is shown in Table 4-3. A detailed explanation of each instruction, along with its associated Data Register, follows.

**Table 4-3. JTAG Instruction Register Commands** 

IR[3:0]	Instruction	Description		
0x0	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.		
0x1	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.		
0x2	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.		
0x8 ABORT		Shifts data into the ARM Debug Port Abort Register.		
0xA	DPACC	Shifts data into and out of the ARM DP Access Register.		
0xB	APACC	Shifts data into and out of the ARM AC Access Register.		
0xE IDCODE		Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.		
0xF	BYPASS	Connects TDI to TDO through a single Shift Register chain.		
All Others Reserved		Defaults to the BYPASS instruction to ensure that $\mathtt{TDI}$ is always connected to $\mathtt{TDO}$ .		

#### 4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. Instead, the EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. With tests that drive known values out of the controller, this instruction can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

### 4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. Instead, the INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. With tests that drive known values into the controller, this instruction can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

### 4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out on TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. See "Boundary Scan Data Register" on page 204 for more information.

#### 4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. See the "ABORT Data Register" on page 205 for more information.

#### 4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. See "DPACC Data Register" on page 205 for more information.

#### 4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. See "APACC Data Register" on page 205 for more information.

#### 4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure input and output data streams. IDCODE is the default instruction loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, or the Test-Logic-Reset state is entered. See "IDCODE Data Register" on page 204 for more information.

#### 4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between <code>TDI</code> and <code>TDO</code>. This instruction is used to create a minimum length serial path between the <code>TDI</code> and <code>TDO</code> ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. See "BYPASS Data Register" on page 204 for more information.

# 4.5.2 Data Registers

The JTAG module contains six Data Registers. These serial Data Register chains include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT and are discussed in the following sections.

### 4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3. The standard requires that every JTAG-compliant microcontroller implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x4BA0.0477. This value allows the debuggers to automatically configure themselves to work correctly with the Cortex-M4F during debug.

Figure 4-3. IDCODE Register Format



# 4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4. The standard requires that every JTAG-compliant microcontroller implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This definition allows auto-configuration test tools to determine which instruction is the default instruction.


Figure 4-4. BYPASS Register Format

# 4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as shown in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. The EXTEST instruction forces data out of the controller, and the INTEST instruction forces data into the controller.

# Figure 4-5. Boundary Scan Register Format



# 4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

# 4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

# 4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

# 5 System Control

System control configures the overall operation of the device and provides information about the device. Configurable features include reset control, NMI operation, power control, clock control, and low-power modes.

# 5.1 Signal Description

The following table lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for two GPIO signals and functions as a GPIO after reset. PD7 and PF0 are under commit protection and require a special process to be configured as any alternate function or to subsequently return to the GPIO function, see "Commit Control" on page 654. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 669) should be set to choose the NMI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 687) to assign the NMI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 646. The remaining signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function.

Table 5-1. Signals for System Control & Clocks (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
NMI	40 100	PF0 (8) PD7 (8)	I	TTL Non-maskable interrupt.	
OSC0	65	fixed	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	66	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	63	fixed	I	TTL	System reset input.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# **5.2** Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 206
- Local control, such as reset (see "Reset Control" on page 207), power (see "Power Control" on page 212) and clock control (see "Clock Control" on page 213)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 220

# 5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, memory sizes, and peripherals present on the device. The **Device Identification 0** (**DID0**) (page 229) and **Device Identification 1** (**DID1**) (page 231) registers provide details about the device's version, package, temperature range, and so on. The Peripheral Present registers starting at System Control offset 0x300, such as the **Watchdog Timer Peripheral Present (PPWD)** register, provide information on how many of each type of module are included on the device. Finally,

information about the capabilities of the on-chip peripherals are provided at offset 0xFC0 in each peripheral's register space in the Peripheral Properties registers, such as the **GPTM Peripheral Properties** (**GPTMPP**) register. Previous generations of Stellaris<sup>®</sup> devices used the **Device Capabilities** (**DC0-DC9**) registers for information about the peripherals and their capabilities. These registers are present on this device for backward software capability, but provide no information about peripherals that were not available on older devices.

# 5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 5.2.2.1 Reset Sources

The LM4F122E5QC microcontroller has six sources of reset:

- 1. Power-on reset (POR) (see page 208).
- **2.** External reset input pin  $(\overline{RST})$  assertion (see page 208).
- 3. Internal brown-out (BOR) detector (see page 210).
- **4.** Software-initiated reset (with the software reset registers) (see page 210).
- **5.** A watchdog timer reset condition violation (see page 211).
- 6. MOSC failure (see page 212).

Table 5-2 provides a summary of results of the various reset operations.

**Table 5-2. Reset Sources** 

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
Power-On Reset	Yes	Yes	Yes
RST	Yes	Pin Config Only	Yes
Brown-Out Reset	Yes	Pin Config Only	Yes
Software System Request Reset using the SYSRESREQ bit in the <b>APINT</b> register.	Yes	Pin Config Only	Yes
Software System Request Reset using the VECTRESET bit in the <b>APINT</b> register.	Yes	Pin Config Only	No
Software Peripheral Reset	No	Pin Config Only	Yes <sup>a</sup>
Watchdog Reset	Yes	Pin Config Only	Yes
MOSC Failure Reset	Yes	Pin Config Only	Yes

a. Programmable on a module-by-module basis using the Software Reset Control Registers.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, in which case, all the bits in the **RESC** register are cleared except for the POR indicator. A bit in the **RESC** register can be cleared by writing a 0.

At any reset that resets the core, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the following sequence is performed:

- 1. The BOOTCFG register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If then EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

For example, if the **BOOTCFG** register is written and committed with the value of 0x0000.3C01, then PB7 is examined at reset to determine if the ROM Boot Loader should be executed. If PB7 is Low, the core unconditionally begins executing the ROM boot loader. If PB7 is High, then the application in Flash memory is executed if the reset vector at location 0x0000.0004 is not 0xFFFF.FFFF. Otherwise, the ROM boot loader is executed.

# 5.2.2.2 Power-On Reset (POR)

**Note:** The JTAG controller can only be reset by the power-on reset.

The internal Power-On Reset (POR) circuit monitors the power supply voltage ( $V_{DD}$ ) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value ( $V_{TH}$ ). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete (see "Power and Brown-Out" on page 1194). For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the  $\overline{\text{RST}}$  input may be used as discussed in "External  $\overline{\text{RST}}$  Pin" on page 208.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller and when the microcontroller wakes from hibernation. The Power-On Reset timing is shown in Figure 23-4 on page 1195.

### 5.2.2.3 External RST Pin

**Note:** It is recommended that the trace for the RST signal must be kept as short as possible. Be sure to place any components connected to the RST signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the  $\overline{\mbox{RST}}$  input must be connected to the power supply (V<sub>DD</sub>) through an optional pull-up resistor (0 to 100K  $\Omega$ ) as shown in Figure 5-1 on page 209. The  $\overline{\mbox{RST}}$  input has filtering which requires a minimum pulse width in order for the reset pulse to be recognized, see Table 23-7 on page 1195.

Figure 5-1. Basic RST Configuration




 $R_{PU}$  = 0 to 100 k $\Omega$ 

The external reset pin  $(\overline{RST})$  resets the microcontroller including the core and all the on-chip peripherals. The external reset sequence is as follows:

- 1. The external reset pin ( $\overline{RST}$ ) is asserted for the duration specified by  $T_{MIN}$  and then de-asserted (see "Reset" on page 1195).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the  $\overline{RST}$  input may be connected to an RC network as shown in Figure 5-2 on page 209.

Figure 5-2. External Circuitry to Extend Power-On Reset




 $R_{PU}$  = 1 k $\Omega$  to 100 k $\Omega$ 

 $C_1 = 1 \text{ nF to } 10 \mu\text{F}$ 

If the application requires the use of an external reset switch, Figure 5-3 on page 210 shows the proper circuitry to use.

Figure 5-3. Reset Circuit Controlled by Switch



Typical  $R_{PU}$  = 10  $k\Omega$ 

Typical  $R_S = 470 \Omega$ 

 $C_1 = 10 \text{ nF}$ 

The R<sub>PLI</sub> and C<sub>1</sub> components define the power-on delay.

The external reset timing is shown in Figure 23-6 on page 1196.

# 5.2.2.4 Brown-Out Reset (BOR)

The microcontroller provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . If a brown-out condition is detected, the system may generate an interrupt or a system reset. The default condition is to generate an interrupt, so BOR must be enabled. Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset; if BORIOR is clear, an interrupt is generated.

The brown-out reset sequence is as follows:

- 1. When V<sub>DD</sub> drops below V<sub>BTH</sub>, an internal BOR condition is set.
- 2. If the BOR condition exists, an internal reset is asserted.
- The internal reset is released and the microcontroller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The result of a brown-out reset is equivalent to that of an assertion of the external  $\overline{\mathtt{RST}}$  input, and the reset is held active until the proper  $V_{DD}$  level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 23-5 on page 1195.

### 5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire microcontroller.

Peripherals can be individually reset by software via peripheral-specific reset registers available beginning at System Control offset 0x500 (for example the **Watchdog Timer Software Reset (SRWD)** register). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset.

The entire microcontroller, including the core, can be reset by software by setting the SYSRESREQ bit in the **Application Interrupt and Reset Control (APINT)** register. The software-initiated system reset sequence is as follows:

- A software microcontroller reset is initiated by setting the SYSRESREQ bit.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The core only can be reset by software by setting the VECTRESET bit in the APINT register. The software-initiated core reset sequence is as follows:

- 1. A core reset is initiated by setting the VECTRESET bit.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 23-7 on page 1196.

## 5.2.2.6 Watchdog Timer Reset

The Watchdog Timer module's function is to prevent system hangs. The LM4F122E5QC microcontroller has two Watchdog Timer modules in case one watchdog clock source fails. One watchdog is run off the system clock and the other is run off the Precision Internal Oscillator (PIOSC). Each module operates in the same manner except that because the PIOSC watchdog timer module is in a different clock domain, register accesses must have a time delay between them. The watchdog timer can be configured to generate an interrupt or a non-maskable interrupt to the microcontroller on its first time-out and to generate a reset on its second time-out.

After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register and resumes counting down from that value. If the timer counts down to zero again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the microcontroller. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- **3.** The internal reset is released and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

For more information on the Watchdog Timer module, see "Watchdog Timers" on page 772.

The watchdog reset timing is shown in Figure 23-8 on page 1196.

# 5.2.3 Non-Maskable Interrupt

The microcontroller has four sources of non-maskable interrupt (NMI):

- The assertion of the NMI signal
- A main oscillator verification error
- The NMISET bit in the Interrupt Control and State (INTCTRL) register in the Cortex<sup>™</sup>-M4F (see page 154).
- The Watchdog module time-out interrupt when the INTTYPE bit in the **Watchdog Control** (WDTCTL) register is set (see page 778).

Software must check the cause of the interrupt in order to distinguish among the sources.

# 5.2.3.1 NMI Pin

The NMI signal is an alternate function for either GPIO port pin PD7 or PF0. The alternate function must be enabled in the GPIO for the signal to be used as an interrupt, as described in "General-Purpose Input/Outputs (GPIOs)" on page 646. Note that enabling the NMI alternate function requires the use of the GPIO lock and commit function just like the GPIO port pins associated with JTAG/SWD functionality, see page 683. The active sense of the NMI signal is High; asserting the enabled NMI signal above  $V_{IH}$  initiates the NMI interrupt sequence.

#### 5.2.3.2 Main Oscillator Verification Failure

The LM4F122E5QC microcontroller provides a main oscillator verification circuit that generates an error condition if the oscillator is running too fast or too slow. If the main oscillator verification circuit is enabled and a failure occurs, either a power-on reset is generated and control is transferred to the NMI handler, or an interrupt is generated. The MOSCIM bit in the MOSCCTL register determines which action occurs. In either case, the system clock source is automatically switched to the PIOSC. If a MOSC failure reset occurs, the NMI handler is used to address the main oscillator verification failure because the necessary code can be removed from the general reset handler, speeding up reset processing. The detection circuit is enabled by setting the CVAL bit in the Main Oscillator Control (MOSCCTL) register. The main oscillator verification error is indicated in the main oscillator fail status (MOSCFAIL) bit in the Reset Cause (RESC) register. The main oscillator verification circuit action is described in more detail in "Main Oscillator Verification Circuit" on page 219.

#### 5.2.4 Power Control

The Stellaris microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the microcontroller's internal logic. Figure 5-4 shows the power architecture.

An external LDO may not be used.

**Note:** VDDA must be supplied with 3.3 V, or the microcontroller does not function properly. VDDA is the supply for all of the analog circuitry on the device, including the clock circuitry.




Figure 5-4. Power Architecture

### 5.2.5 Clock Control

System control determines the control of clocks in this part.

# 5.2.5.1 Fundamental Clock Sources

There are multiple clock sources for use in the microcontroller:

- Precision Internal Oscillator (PIOSC). The precision internal oscillator is an on-chip clock source that is the clock source the microcontroller uses during and following POR. It does not require the use of any external components and provides a clock that is 16 MHz ±1% at room temperature and ±3% across temperature. The PIOSC allows for a reduced system cost in applications that require an accurate clock source. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference. If the Hibernation Module clock source is a 32.768-kHz oscillator, the precision internal oscillator can be trimmed by software based on a reference clock for increased accuracy. Regardless of whether or not the PIOSC is the source for the system clock, the PIOSC can be configured to be the source for the ADC clock as well as the baud clock for the UART and SSI, see "System Control" on page 220.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or

an external crystal is connected across the OSC0 input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 5 MHz to 25 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 4 MHz to 25 MHz. The single-ended clock source range is from DC through the specified speed of the microcontroller. The supported crystals are listed in the XTAL bit field in the RCC register (see page 272). Note that the MOSC provides the clock source for the USB PLL and must be connected to a crystal or an oscillator.

- Internal 30-kHz Oscillator. The internal 30-kHz oscillator provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the MOSC to be powered down.
- **Hibernation Module Clock Source.** The Hibernation module is clocked by a 32.768-kHz oscillator connected to the xosco pin. The 32.768-kHz oscillator can be used for the system clock, thus eliminating the need for an additional crystal or oscillator. The Hibernation module clock source is intended to provide the system with a real-time clock source and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL and the precision internal oscillator divided by four (4 MHz  $\pm$  1%). The frequency of the PLL clock reference must be in the range of 5 MHz to 25 MHz (inclusive). Table 5-3 on page 214 shows how the various clock sources can be used in a system.

Clock Source	Drive PLL?		Used as SysClk?	
Precision Internal Oscillator	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1
Precision Internal Oscillator divide by 4 (4 MHz ± 1%)	No	-	Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = 0, OSCSRC = 0x0	Yes	BYPASS = 1, OSCSRC = 0x0
Internal 30-kHz Oscillator	No	-	Yes	BYPASS = 1, OSCSRC = 0x3
Hibernation Module 32.768-kHz Oscillator	No	-	Yes	BYPASS = 1, OSCSRC2 = 0x7

**Table 5-3. Clock Source Options** 

### 5.2.5.2 Clock Configuration

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options. These registers control the following clock functionality:

- Source of clocks in sleep and deep-sleep modes
- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors
- Crystal input selection




**Important:** Write the **RCC** register prior to writing the **RCC2** register. If a subsequent write to the **RCC** register is required, include another register access after writing the **RCC** register and before writing the **RCC2** register.

Figure 5-5 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal can be selected from the PIOSC, the system clock if the PLL is disabled, or the PLL output divided down to 16 MHz if the PLL is enabled.

**Note:** If the ADC module is not using the PIOSC as the clock source, the system clock must be at least 16 MHz. When the USB module is in operation, MOSC must be the clock source, either with or without using the PLL, and the system clock must be at least 30 MHz.

Figure 5-5. Main Clock Tree



#### **Communication Clock Sources**

In addition to the main clock tree described above, the UART, CAN, and SSI modules all have a Clock Control register in the peripheral's register map at offset 0xFC8 that can be used to select

the clock source for the module's baud clock. Users can choose between the system clock, which is the default source for the baud clock, and the PIOSC. Note that there may be special considerations when using the PIOSC as the baud clock. For more information, see the Clock Control register description in the chapter describing the operation of the module.

#### Using the SYSDIV and SYSDIV2 Fields

In the RCC register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. Table 5-4 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-3 on page 214.

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare <sup>®</sup> Parameter <sup>a</sup>
0x0	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	33.33 MHz	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	28.57 MHz	Clock source frequency/7	SYSCTL_SYSDIV_7
0x7	/8	25 MHz	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	22.22 MHz	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

The SYSDIV2 field in the **RCC2** register is 2 bits wider than the SYSDIV field in the **RCC** register so that additional larger divisors up to /64 are possible, allowing a lower system clock frequency for improved Deep Sleep power consumption. When using the PLL, the VCO frequency of 400 MHz is predivided by 2 before the divisor is applied. The divisor is equivalent to the SYSDIV2 encoding plus 1. Table 5-5 shows how the SYSDIV2 encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS2=0) or another clock source is used (BYPASS2=1). For a list of possible clock sources, see Table 5-3 on page 214.

Table 5-5. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field

SYSDIV2	Divisor	Frequency (BYPASS2=0)	Frequency (BYPASS2=1)	StellarisWare Parameter <sup>a</sup>
0x00	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b

b. SYSCTL\_SYSDIV\_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

Table 5-5. Examples of Possible System Clock Frequencies Using the SYSDIV2 Field (continued)

SYSDIV2	Divisor	Frequency (BYPASS2=0)	Frequency (BYPASS2=1)	StellarisWare Parameter <sup>a</sup>
0x01	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x02	/3	66.67 MHz	Clock source frequency/3	SYSCTL_SYSDIV_3
0x03	/4	50 MHz	Clock source frequency/4	SYSCTL_SYSDIV_4
0x04	/5	40 MHz	Clock source frequency/5	SYSCTL_SYSDIV_5
0x09	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0x3F	/64	3.125 MHz	Clock source frequency/64	SYSCTL_SYSDIV_64

 $a.\ This\ parameter\ is\ used\ in\ functions\ such\ as\ SysCtlClockSet()\ in\ the\ Stellar is\ Peripheral\ Driver\ Library.$ 

To allow for additional frequency choices when using the PLL, the DIV400 bit is provided along with the SYSDIV2LSB bit. When the DIV400 bit is set, bit 22 becomes the LSB for SYSDIV2. In this situation, the divisor is equivalent to the (SYSDIV2 encoding with SYSDIV2LSB appended) plus one. Table 5-6 shows the frequency choices when DIV400 is set. When the DIV400 bit is clear, SYSDIV2LSB is ignored, and the system clock frequency is determined as shown in Table 5-5 on page 216.

Table 5-6. Examples of Possible System Clock Frequencies with DIV400=1

SYSDIV2	SYSDIV2LSB	Divisor	Frequency (BYPASS2=0) <sup>a</sup>	StellarisWare Parameter <sup>b</sup>		
0x00	reserved	/2	reserved	-		
0.01	0	/3	reserved	-		
0x01	1	/4	reserved	-		
0x02	0	/5	80 MHz	SYSCTL_SYSDIV_2_5		
UXUZ	1	/6	66.67 MHz	SYSCTL_SYSDIV_3		
0x03	0	/7	reserved	-		
0x03	1	/8	50 MHz	SYSCTL_SYSDIV_4		
0x04	0 /9 44.44 MHz		44.44 MHz	SYSCTL_SYSDIV_4_5		
0004	1	/10	40 MHz	SYSCTL_SYSDIV_5		
0x3F	0	/127	3.15 MHz	SYSCTL_SYSDIV_63_5		
UXSE	1	/128	3.125 MHz	SYSCTL_SYSDIV_64		

a. Note that  ${\tt DIV400}$  and  ${\tt SYSDIV2LSB}$  are only valid when  ${\tt BYPASS2=0}$ .

## 5.2.5.3 Precision Internal Oscillator Operation (PIOSC)

The microcontroller powers up with the PIOSC running. If another clock source is desired, the PIOSC must remain enabled as it is used for internal functions. The PIOSC can only be disabled during Deep-Sleep mode. It can be powered down by setting the IOSCDIS bit in the RCC register.

The PIOSC generates a 16-MHz clock with a  $\pm 1\%$  accuracy at room temperatures. Across the extended temperature range, the accuracy is  $\pm 3\%$ . At the factory, the PIOSC is set to 16 MHz at

b. SYSCTL\_SYSDIV\_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

b. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

room temperature, however, the frequency can be trimmed for other voltage or temperature conditions using software in one of three ways:

- Default calibration: clear the UTEN bit and set the UPDATE bit in the Precision Internal Oscillator Calibration (PIOSCCAL) register.
- User-defined calibration: The user can program the UT value to adjust the PIOSC frequency. As the UT value increases, the generated period increases. To commit a new UT value, first set the UTEN bit, then program the UT field, and then set the UPDATE bit. The adjustment finishes within a few clock periods and is glitch free.
- Automatic calibration using the enable 32.768-kHz oscillator from the Hibernation module: Set the CAL bit in the PIOSCCAL register; the results of the calibration are shown in the RESULT field in the Precision Internal Oscillator Statistic (PIOSCSTAT) register. After calibration is complete, the PIOSC is trimmed using the trimmed value returned in the CT field.

### 5.2.5.4 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals form 4 to 25 MHz.

The XTAL bit in the **RCC** register (see page 272) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

## 5.2.5.5 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency and enables the main PLL to drive the output. The PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor, unless the DIV400 bit in the **RCC2** register is set.

To configure the PIOSC to be the clock source for the main PLL, program the OSCRC2 field in the Run-Mode Clock Configuration 2 (RCC2) register to be 0x1.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **PLL Frequency n** (**PLLFREQn**) registers (see page 319). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency. Table 23-10 on page 1197 shows the actual PLL frequency and error for a given crystal choice.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 272) describes the available crystal choices and default programming of the **PLLFREQn** registers. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

### 5.2.5.6 USB PLL Frequency Configuration

The USB PLL is disabled by default during power-on reset and is enabled later by software. The USB PLL must be enabled and running for proper USB function. The main oscillator is the only clock reference for the USB PLL. The USB PLL is enabled by clearing the USBPWRDN bit of the RCC2 register. The XTAL bit field (Crystal Value) of the RCC register describes the available crystal choices. The main oscillator must be connected to one of the following crystal values in order to correctly generate the USB clock: 5, 6, 8, 10, 12, 16, 18, 20, 24, or 25 MHz. Only these crystals provide the necessary USB PLL VCO frequency to conform with the USB timing specifications.



### 5.2.5.7 PLL Modes

Both PLLs have two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 272 and page 279).

### 5.2.5.8 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is  $T_{READY}$  (see Table 23-9 on page 1197). During the relock time, the affected PLL is not usable as a clock reference. Software can poll the LOCK bit in the **PLL Status (PLLSTAT)** register to determine when the PLL has locked.

Either PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter clocked by the system clock is used to measure the  $T_{READY}$  requirement. The down counter is set to 0x200 if the PLL is powering up. If the M or N values in the **PLLFREQn** registers are changed, the counter is set to 0xC0. Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the microcontroller from the oscillator selected by the RCC/RCC2 register until the main PLL is stable (T<sub>READY</sub> time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register, and enabling the PLL Lock interrupt.

The USB PLL is not protected during the lock time ( $T_{READY}$ ), and software should ensure that the USB PLL has locked before using the interface. Software can use many methods to ensure the  $T_{READY}$  period has passed, including periodically polling the USBPLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the USB PLL Lock interrupt.

### 5.2.5.9 Main Oscillator Verification Circuit

The clock control includes circuitry to ensure that the main oscillator is running at the appropriate frequency. The circuit monitors the main oscillator frequency and signals if the frequency is outside of the allowable band of attached crystals.

The detection circuit is enabled using the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. If this circuit is enabled and detects an error, and if the MOSCIM bit in the **MOSCCTL** register is clear, then the following sequence is performed by the hardware:

- 1. The MOSCFAIL bit in the Reset Cause (RESC) register is set.
- **2.** The system clock is switched from the main oscillator to the PIOSC.

- 3. An internal power-on reset is initiated.
- 4. Reset is de-asserted and the processor is directed to the NMI handler during the reset sequence.

if the MOSCIM bit in the **MOSCCTL** register is set, then the following sequence is performed by the hardware:

- 1. The system clock is switched from the main oscillator to the PIOSC.
- 2. The MOFRIS bit in the RIS register is set to indicate a MOSC failure.

# 5.2.6 System Control

For power-savings purposes, the peripheral-specific **RCGCx**, **SCGCx**, and **DCGCx** registers (for example, **RCGCWD**) control the clock gating logic for that peripheral or block in the system while the microcontroller is in Run, Sleep, and Deep-Sleep mode, respectively. These registers are located in the System Control register map starting at offsets 0x600, 0x700, and 0x800, respectively. There must be a delay of 3 system clocks after a peripheral module clock is enabled in the **RCGC** register before any module registers are accessed.

Important: To support legacy software, the RCGCn, SCGCn, and DCGCn registers are available at offsets 0x100 - 0x128. A write to any of these legacy registers also writes the corresponding bit in the peripheral-specific RCGCx, SCGCx, and DCGCx registers. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. It is recommended that new software use the new registers and not rely on legacy operation.

If software uses a peripheral-specific register to write a legacy peripheral (such as TIMER0), the write causes proper operation, but the value of that bit is not reflected in the legacy register. Any bits that are changed by writing to a legacy register can be read back correctly with a read of the legacy register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

There are four levels of operation for the microcontroller defined as:

- Run mode
- Sleep mode
- Deep-Sleep mode
- Hibernation mode

The following sections describe the different modes in detail.

Caution – If the Cortex-M4F Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their Run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

#### 5.2.6.1 Run Mode

In Run mode, the microcontroller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the the peripheral-specific **RCGC** registers. The system clock can be any of the available clock sources including the PLL.

## 5.2.6.2 Sleep Mode

In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M4F core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 107 for more details.

Peripherals are clocked that are enabled in the the peripheral-specific **SCGC** registers when auto-clock gating is enabled (see the **RCC** register) or the the peripheral-specific **RCGC** registers when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

**Important:** Before executing the WFI instruction, software must confirm that the EEPROM is not busy by checking to see that the WORKING bit in the **EEPROM Done Status (EEDONE)** register is clear.

## 5.2.6.3 Deep-Sleep Mode

In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the microcontroller to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Deep-Sleep mode is entered by first setting the SLEEPDEEP bit in the **System Control (SYSCTRL)** register (see page 160) and then executing a WFI instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See "Power Management" on page 107 for more details.

The Cortex-M4F processor core and the memory subsystem are not clocked in Deep-Sleep mode. Peripherals are clocked that are enabled in the the peripheral-specific **DCGC** registers when auto-clock gating is enabled (see the **RCC** register) or the the peripheral-specific **RCGC** registers when auto-clock gating is disabled. The system clock source is specified in the **DSLPCLKCFG** register. When the **DSLPCLKCFG** register is used, the internal oscillator source is powered up, if necessary, and other clocks are powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC/RCC2** register, to be determined by the DSDIVORIDE setting in the **DSLPCLKCFG** register, up to /16 or /64

respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration. If the PIOSC is used as the PLL reference clock source, it may continue to provide the clock during Deep-Sleep. See page 313.

**Important:** Before executing the WFI instruction, software must confirm that the EEPROM is not busy by checking to see that the WORKING bit in the **EEPROM Done Status (EEDONE)** register is clear.

To provide the lowest possible Deep-Sleep power consumption as well the ability to wake the processor from a peripheral without reconfiguring the peripheral for a change in clock, some of the communications modules have a Clock Control register at offset 0xFC8 in the module register space. The CS field in the Clock Control register allows the user to select the PIOSC as the clock source for the module's baud clock. When the microcontroller enters Deep-Sleep mode, the PIOSC becomes the source for the module clock as well, which allows the transmit and receive FIFOs to continue operation while the part is in Deep-Sleep. Figure 5-6 on page 222 shows how the clocks are selected.

PIOSC

Deep Sleep

Deep Sleep

Module Clock

Figure 5-6. Module Clock Selection

### 5.2.6.4 Hibernation Mode

In this mode, the power supplies are turned off to the main part of the microcontroller and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the microcontroller back to Run mode. The Cortex-M4F processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running code. Software can determine if the microcontroller has been restarted from Hibernate mode by inspecting the Hibernation module registers. For more information on the operation of Hibernation mode, see "Hibernation Module" on page 496.

# 5.3 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register, thereby configuring the microcontroller to run off a "raw" clock source

WWW.D Instrument station and the company of the com

and allowing for the new PLL configuration to be validated before switching the system clock to the PLL.

- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

# 5.4 Register Map

Table 5-7 on page 223 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Additional Flash and ROM registers defined in the System Control register space are described in the "Internal Memory" on page 526.

Table 5-7. System Control Register Map

Offset	Name	Type	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	229
0x004	DID1	RO	-	Device Identification 1	231
0x008	DC0	RO	0x007F.007F	Device Capabilities 0	233
0x010	DC1	RO	0x1103.2FFF	Device Capabilities 1	234
0x014	DC2	RO	0x070F.5037	Device Capabilities 2	237
0x018	DC3	RO	0xBFFF.7FC0	Device Capabilities 3	240
0x01C	DC4	RO	0x0004.F1FF	Device Capabilities 4	244
0x020	DC5	RO	0x0000.0000	Device Capabilities 5	247
0x024	DC6	RO	0x0000.0011	Device Capabilities 6	249
0x028	DC7	RO	0xFFFF.FFFF	Device Capabilities 7	250
0x02C	DC8	RO	0xFFFF.FFFF	Device Capabilities 8	253
0x030	PBORCTL	R/W	0x0000.0000	Brown-Out Reset Control	256
0x040	SRCR0	RO	0x0000.0000	Software Reset Control 0	257
0x044	SRCR1	RO	0x0000.0000	Software Reset Control 1	259
0x048	SRCR2	RO	0x0000.0000	Software Reset Control 2	262
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	264

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	266
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	268
0x05C	RESC	R/W	-	Reset Cause	270
0x060	RCC	R/W	0x0780.3D51	Run-Mode Clock Configuration	272
0x06C	GPIOHBCTL	R/W	0x0000.7E00	GPIO High-Performance Bus Control	276
0x070	RCC2	R/W	0x07C0.6810	Run-Mode Clock Configuration 2	279
0x07C	MOSCCTL	R/W	0x0000.0000	Main Oscillator Control	282
0x100	RCGC0	RO	0x0000.0F40	Run Mode Clock Gating Control Register 0	283
0x104	RCGC1	RO	0x0000.0000	Run Mode Clock Gating Control Register 1	286
0x108	RCGC2	RO	0x0000.0000	Run Mode Clock Gating Control Register 2	290
0x110	SCGC0	RO	0x0000.0040	Sleep Mode Clock Gating Control Register 0	293
0x114	SCGC1	RO	0x0000.0000	Sleep Mode Clock Gating Control Register 1	296
0x118	SCGC2	RO	0x0000.0000	Sleep Mode Clock Gating Control Register 2	300
0x120	DCGC0	RO	0x0000.0040	Deep Sleep Mode Clock Gating Control Register 0	
0x124	DCGC1	RO	0x0000.0000	Deep-Sleep Mode Clock Gating Control Register 1	306
0x128	DCGC2	RO	0x0000.0000	Deep Sleep Mode Clock Gating Control Register 2	310
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	313
0x14C	SYSPROP	RO	0x0000.3A61	System Properties	315
0x150	PIOSCCAL	R/W	0x0000.0000	Precision Internal Oscillator Calibration	316
0x154	PIOSCSTAT	RO	0x0000.0040	Precision Internal Oscillator Statistics	318
0x160	PLLFREQ0	RO	0x0000.0032	PLL Frequency 0	319
0x164	PLLFREQ1	RO	0x0000.0001	PLL Frequency 1	320
0x168	PLLSTAT	RO	0x0000.0000	PLL Status	321
0x190	DC9	RO	0x00FF.00FF	Device Capabilities 9	322
0x1A0	NVMSTAT	RO	0x0000.0001	Non-Volatile Memory Information	324
0x300	PPWD	RO	0x0000.0003	Watchdog Timer Peripheral Present	325
0x304	PPTIMER	RO	0x0000.003F	16/32-Bit General-Purpose Timer Peripheral Present	326
0x308	PPGPIO	RO	0x0000.03FF	General-Purpose Input/Output Peripheral Present	328
0x30C	PPDMA	RO	0x0000.0001	Micro Direct Memory Access Peripheral Present	331
0x314	PPHIB	RO	0x0000.0001	Hibernation Peripheral Present	332
0x318	PPUART	RO	0x0000.00FF	Universal Asynchronous Receiver/Transmitter Peripheral Present	333

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	
0x31C	PPSSI	RO	0x0000.000F	Synchronous Serial Interface Peripheral Present	335
0x320	PPI2C	RO	0x0000.003F	Inter-Integrated Circuit Peripheral Present	337
0x328	PPUSB	RO	0x0000.0001	Universal Serial Bus Peripheral Present	339
0x334	PPCAN	RO	0x0000.0001	Controller Area Network Peripheral Present	340
0x338	PPADC	RO	0x0000.0003	Analog-to-Digital Converter Peripheral Present	341
0x33C	PPACMP	RO	0x0000.0001	Analog Comparator Peripheral Present	342
0x340	PPPWM	RO	0x0000.0000	Pulse Width Modulator Peripheral Present	343
0x344	PPQEI	RO	0x0000.0000	Quadrature Encoder Interface Peripheral Present	344
0x358	PPEEPROM	RO	0x0000.0001	EEPROM Peripheral Present	345
0x35C	PPWTIMER	RO	0x0000.003F	32/64-Bit Wide General-Purpose Timer Peripheral Present	346
0x500	SRWD	R/W	0x0000.0000	Watchdog Timer Software Reset	348
0x504	SRTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Software Reset	350
0x508	SRGPIO	R/W	0x0000.0000	General-Purpose Input/Output Software Reset	
0x50C	SRDMA	R/W	0x0000.0000	Micro Direct Memory Access Software Reset	355
0x514	SRHIB	R/W	0x0000.0000	Hibernation Software Reset	356
0x518	SRUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Software Reset	357
0x51C	SRSSI	R/W	0x0000.0000	Synchronous Serial Interface Software Reset	359
0x520	SRI2C	R/W	0x0000.0000	Inter-Integrated Circuit Software Reset	361
0x528	SRUSB	R/W	0x0000.0000	Universal Serial Bus Software Reset	363
0x534	SRCAN	R/W	0x0000.0000	Controller Area Network Software Reset	364
0x538	SRADC	R/W	0x0000.0000	Analog-to-Digital Converter Software Reset	366
0x53C	SRACMP	R/W	0x0000.0000	Analog Comparator Software Reset	368
0x558	SREEPROM	R/W	0x0000.0000	EEPROM Software Reset	369
0x55C	SRWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Software Reset	370
0x600	RCGCWD	R/W	0x0000.0000	Watchdog Timer Run Mode Clock Gating Control	372
0x604	RCGCTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Run Mode Clock Gating Control	373
0x608	RCGCGPIO	R/W	0x0000.0000	General-Purpose Input/Output Run Mode Clock Gating Control	375
0x60C	RCGCDMA	R/W	0x0000.0000	Micro Direct Memory Access Run Mode Clock Gating Control	378
0x614	RCGCHIB	R/W	0x0000.0001	Hibernation Run Mode Clock Gating Control	379

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page	
0x618	RCGCUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control	380	
0x61C	RCGCSSI	R/W	0x0000.0000	Synchronous Serial Interface Run Mode Clock Gating Control	382	
0x620	RCGCI2C	R/W	0x0000.0000	Inter-Integrated Circuit Run Mode Clock Gating Control	384	
0x628	RCGCUSB	R/W	0x0000.0000	Universal Serial Bus Run Mode Clock Gating Control	386	
0x634	RCGCCAN	R/W	0x0000.0000	Controller Area Network Run Mode Clock Gating Control	387	
0x638	RCGCADC	R/W	0x0000.0000	Analog-to-Digital Converter Run Mode Clock Gating Control	388	
0x63C	RCGCACMP	R/W	0x0000.0000	Analog Comparator Run Mode Clock Gating Control	389	
0x658	RCGCEEPROM	R/W	0x0000.0000	EEPROM Run Mode Clock Gating Control	390	
0x65C	RCGCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control	391	
0x700	SCGCWD	R/W	0x0000.0000	Watchdog Timer Sleep Mode Clock Gating Control	393	
0x704	SCGCTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control		
0x708	SCGCGPIO	R/W	0x0000.0000	General-Purpose Input/Output Sleep Mode Clock Gating Control		
0x70C	SCGCDMA	R/W	0x0000.0000	Micro Direct Memory Access Sleep Mode Clock Gating Control	399	
0x714	SCGCHIB	R/W	0x0000.0001	Hibernation Sleep Mode Clock Gating Control	400	
0x718	SCGCUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control	401	
0x71C	SCGCSSI	R/W	0x0000.0000	Synchronous Serial Interface Sleep Mode Clock Gating Control	403	
0x720	SCGCI2C	R/W	0x0000.0000	Inter-Integrated Circuit Sleep Mode Clock Gating Control	405	
0x728	SCGCUSB	R/W	0x0000.0000	Universal Serial Bus Sleep Mode Clock Gating Control	407	
0x734	SCGCCAN	R/W	0x0000.0000	Controller Area Network Sleep Mode Clock Gating Control	408	
0x738	SCGCADC	R/W	0x0000.0000	Analog-to-Digital Converter Sleep Mode Clock Gating Control	409	
0x73C	SCGCACMP	R/W	0x0000.0000	Analog Comparator Sleep Mode Clock Gating Control	410	
0x758	SCGCEEPROM	R/W	0x0000.0000	EEPROM Sleep Mode Clock Gating Control	411	
0x75C	SCGCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control	412	
0x800	DCGCWD	R/W	0x0000.0000	Watchdog Timer Deep-Sleep Mode Clock Gating Control	414	
0x804	DCGCTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control	415	

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x808	DCGCGPIO	R/W	0x0000.0000	General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control	417
0x80C	DCGCDMA	R/W	0x0000.0000	Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control	
0x814	DCGCHIB	R/W	0x0000.0001	Hibernation Deep-Sleep Mode Clock Gating Control	421
0x818	DCGCUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control	422
0x81C	DCGCSSI	R/W	0x0000.0000	Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control	424
0x820	DCGCl2C	R/W	0x0000.0000	Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control	426
0x828	DCGCUSB	R/W	0x0000.0000	Universal Serial Bus Deep-Sleep Mode Clock Gating Control	428
0x834	DCGCCAN	R/W	0x0000.0000	Controller Area Network Deep-Sleep Mode Clock Gating Control	429
0x838	DCGCADC	R/W	0x0000.0000	Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control	
0x83C	DCGCACMP	R/W	0x0000.0000	Analog Comparator Deep-Sleep Mode Clock Gating Control	
0x858	DCGCEEPROM	R/W	0x0000.0000	EEPROM Deep-Sleep Mode Clock Gating Control	432
0x85C	DCGCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control	433
0x900	PCWD	R/W	0x0000.0003	Watchdog Timer Power Control	435
0x904	PCTIMER	R/W	0x0000.003F	16/32-Bit General-Purpose Timer Power Control	437
0x908	PCGPIO	R/W	0x0000.7FFF	General-Purpose Input/Output Power Control	440
0x90C	PCDMA	R/W	0x0000.0001	Micro Direct Memory Access Power Control	446
0x914	PCHIB	R/W	0x0000.0001	Hibernation Power Control	447
0x918	PCUART	R/W	0x0000.00FF	Universal Asynchronous Receiver/Transmitter Power Control	448
0x91C	PCSSI	R/W	0x0000.000F	Synchronous Serial Interface Power Control	452
0x920	PCI2C	R/W	0x0000.003F	Inter-Integrated Circuit Power Control	454
0x928	PCUSB	R/W	0x0000.0001	Universal Serial Bus Power Control	457
0x934	PCCAN	R/W	0x0000.0003	Controller Area Network Power Control	458
0x938	PCADC	R/W	0x0000.0003	Analog-to-Digital Converter Power Control	460
0x93C	PCACMP	R/W	0x0000.0001	Analog Comparator Power Control	462
0x958	PCEEPROM	R/W	0x0000.0001	EEPROM Power Control	463
0x95C	PCWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Power Control	464

Table 5-7. System Control Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xA00	PRWD	R/W	0x0000.0000	Watchdog Timer Peripheral Ready	467
0xA04	PRTIMER	R/W	0x0000.0000	16/32-Bit General-Purpose Timer Peripheral Ready	468
0xA08	PRGPIO	R/W	0x0000.0000	General-Purpose Input/Output Peripheral Ready	470
0xA0C	PRDMA	R/W	0x0000.0000	Micro Direct Memory Access Peripheral Ready	473
0xA14	PRHIB	R/W	0x0000.0001	Hibernation Peripheral Ready	474
0xA18	PRUART	R/W	0x0000.0000	Universal Asynchronous Receiver/Transmitter Peripheral Ready	475
0xA1C	PRSSI	R/W	0x0000.0000	Synchronous Serial Interface Peripheral Ready	477
0xA20	PRI2C	R/W	0x0000.0000	Inter-Integrated Circuit Peripheral Ready	479
0xA28	PRUSB	R/W	0x0000.0000	Universal Serial Bus Peripheral Ready	481
0xA34	PRCAN	R/W	0x0000.0000	Controller Area Network Peripheral Ready	482
0xA38	PRADC	R/W	0x0000.0000	Analog-to-Digital Converter Peripheral Ready	483
0xA3C	PRACMP	R/W	0x0000.0000	Analog Comparator Peripheral Ready	484
0xA58	PREEPROM	R/W	0x0000.0000	EEPROM Peripheral Ready	485
0xA5C	PRWTIMER	R/W	0x0000.0000	32/64-Bit Wide General-Purpose Timer Peripheral Ready	486

# 5.5 Register Descriptions


All addresses given are relative to the System Control base address of 0x400F.E000.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Device Identification 0 (DID0)

Base 0x400F.E000 Offset 0x000 Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30:28	VER	RO	0x1	DID0 Version
				This field defines the <b>DID0</b> register format version. The version number is numeric. The value of the $VER$ field is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Second version of the <b>DID0</b> register format.
27:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:16	CLASS	RO	0x05	Device Class

The CLASS field value identifies the internal design from which all mask sets are generated for all microcontrollers in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR or MINOR fields require differentiation from prior microcontrollers. The value of the CLASS field is encoded as follows (all other encodings are reserved):

Value Description

0x05 Stellaris® Blizzard-class microcontrollers


Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision  This field specifies the major revision number of the microcontroller.  The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the microcontroller. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

## Register 2: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -



Bil/Field	Name	rype	Reset	Description
31:28	VER	RO	0x1	DID1 Version

This field defines the **DID1** register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved):

Value Description

0x0 Initial DID1 register format definition, indicating a Stellaris LM3Snnn device.

0x1 Second version of the **DID1** register format.

27:24 FAM RO 0x0 F
--------------------

This field provides the family identification of the device within the Stellaris product portfolio. The value is encoded as follows (all other encodings are reserved):

Value Description

0x0 Stellaris family of microcontrollers, that is, all devices with external part numbers starting with LM3S, LM4S, and LM4F.

23:16 PARTNO RO 0xD1 Part Number

This field provides the part number of the device within the family. The reset value shown indicates the LM4F122E5QC microcontroller.

Bit/Field	Name	Туре	Reset	Description
15:13	PINCOUNT	RO	0x2	Package Pin Count  This field specifies the number of pins on the device package. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 28-pin package
				0x1 48-pin package
				0x2 100-pin package
				0x3 64-pin package
				0x4 144-pin package
				0x5 157-pin package
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 SOIC package
				0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	0x1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

## Register 3: Device Capabilities 0 (DC0), offset 0x008


This legacy register is predefined by the part and can be used to verify features.

Important: The Flash Size (FSIZE) and SRAM Size (SSIZE) registers should be used to determine this microcontroller's memory sizes. However, to support legacy software, the DC0 register is available. A read of DC0 correctly identifies legacy memory sizes but software must use FSIZE and SSIZE for memory sizes that are not listed below.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x007F.007F



Bit/Field Name Type Reset Description
31:16 SRAMSZ RO 0x007F SRAM Size

Indicates the size of the on-chip SRAM.

Value Description

0x0007 2 KB of SRAM

0x000F 4 KB of SRAM

0x0017 6 KB of SRAM

0x001F 8 KB of SRAM

0x002F 12 KB of SRAM

0x003F 16 KB of SRAM

0x004F 20 KB of SRAM 0x005F 24 KB of SRAM

OXOUST 24 NB OF ORWAN

0x007F 32 KB of SRAM

15:0 FLASHSZ RO 0x007F Flash Size

Indicates the size of the on-chip Flash memory.

Value Description

0x0003 8 KB of Flash

0x0007 16 KB of Flash

0x000F 32 KB of Flash

0x001F 64 KB of Flash

0x002F 96 KB of Flash

0x003F 128 KB of Flash

0x005F 192 KB of Flash

0x007F 256 KB of Flash

# Register 4: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the **RCGC0**, **SCGC0**, **DCGC0**, and the peripheral-specific **RCGC**, **SCGC**, and **DCGC** registers cannot be set.

Important: The Peripheral Present registers should be used to determine which modules are implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of DC1 correctly identifies if a legacy module is present but software must use the Peripheral Present registers to determine if a module is present that is not supported by the DCn registers.

Likewise, the ADC Peripheral Properties (ADCPP) register should be used to determine the maximum ADC sample rate and whether the temperature sensor is present. However, to support legacy software, the MAXADCnSPD fields and the TEMPSNS bit are available. A read of DC1 correctly identifies the maximum ADC sample rate for legacy rates and whether the temperature sensor is present.

22

21

20

19

18

17

16

### Device Capabilities 1 (DC1)

30

29

28

27

26

25

24

23

Base 0x400F.E000 Offset 0x010

Type RO, reset 0x1103.2FFF

		reserved		WDT1	reser	ved	CAN1	CAN0	rese	rved	PWM1	PWM0	rese	rved	ADC1	ADC0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MINSY	SDIV	'	MAXAD	C1SPD	MAXAD	C0SPD	MPU	HIB	TEMPSNS	PLL	WDT0	SWO	SWD	JTAG
Type Reset	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO	RO
Reset	U	U	'	U	1	1	1	'	'	1	'	1	'	1	1	1
_	Bit/Field		Nam	20	Typ	20	Reset	Dos	cription							
	oil/Fielu		INali	ie	ıyı	Je	Reset	Des	cription							
	31:29		reserv	/ed	R	)	0				rely on th					
									. ,		ure produ ead-mod				ed bit sh	ould be
								pica	ici ved a	51033 a 1	cau-moc	iiiy-wiito	operatio	/II.		
	28		WD1	Γ1	R	)	0x1	Wat	chdog Ti	mer1 Pr	esent					
								Whe	en set, in	dicates	that watc	hdog tin	ner 1 is p	resent.		
	27:26		reserv	ved	R	)	0	Soft	ware sho	ould not	rely on th	ne value	of a rese	erved bit	. To prov	ride
								com	patibility	with fut	ure produ	ıcts, the	value of	a reserv		
								pres	erved a	cross a r	ead-mod	lify-write	operatio	n.		
	25		CAN	<b>I</b> 1	R	)	0x0	CAN	l Module	1 Prese	ent					
								Whe	en set, in	dicates	that CAN	l unit 1 is	present	t.		
	24		CAN	ın	D.	_	0v1	CAN	l Module	O Droo	ant					
	24		CAN	10	K	J	UXI					Lunit∩ic	nrocont			
								VVIIE	: 11 SEL, III	uicales	liial CAN	i uliil o is	presem			
	23:22		reserv	ved	R	)	0				rely on th					
															ed bit sh	ould be
								pies	ociveu a	51033 a 1	cau-moc	my-wiile	operation	nı.		
	21		PWN	<i>I</i> 11	R	)	0x0	PWI	M Modul	e 1 Pres	ent					
								Whe	en set, in	dicates	that the F	PWM mo	dule is p	resent.		
	27:26 25 24 23:22		CAN CAN reserv	ved I1 I0 ved	RO RO RO		0 0x0 0x1	Wate Whee Soft compress CAN Whee CAN Whee Soft compress PWI	chdog Tien set, in ware sho patibility served ac Module en set, in ware sho patibility served ac Module en set, in ware sho patibility served ac Modul	imer1 Pridicates a puld not with futures a recording to the control of the contro	resent that watch rely on th ure produce ent that CAN ent that CAN rely on th ure produce ead-moc	chdog time value ucts, the lify-write I unit 1 is ne value ucts, the lify-write	of a reservalue of operation of a reservalue of operation of a reservalue of operation operation	erved bit a reserv n. t. t. erved bit a reserv	ed bit sh	ride

Bit/Field	Name	Туре	Reset	Description
20	PWM0	RO	0x0	PWM Module 0 Present
				When set, indicates that the PWM module is present.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x1	ADC Module 1 Present
				When set, indicates that ADC module 1 is present.
16	ADC0	RO	0x1	ADC Module 0 Present
				When set, indicates that ADC module 0 is present
15:12	MINSYSDIV	RO	0x2	System Clock Divider
				Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the <b>RCC</b> register for how to change the system clock divisor using the SYSDIV bit.
				Value Description
				0x1 Specifies an 80-MHz CPU clock with a PLL divider of 2.5.
				0x2 Specifies a 66-MHz CPU clock with a PLL divider of 3.
				0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4.
				0x4 Specifies a 40-MHz CPU clock with a PLL divider of 5.
				0x7 Specifies a 25-MHz clock with a PLL divider of 8.
				0x9 Specifies a 20-MHz clock with a PLL divider of 10.
11:10	MAXADC1SPD	RO	0x3	Max ADC1 Speed
				This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
9:8	MAXADC0SPD	RO	0x3	Max ADC0 Speed
0.0	1111 U U 12 COC1 2	110	OAG	This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
7	MPU	RO	0x1	MPU Present
•	Wii O	NO	0.1	When set, indicates that the Cortex-M4F Memory Protection Unit (MPU) module is present. See the "Cortex-M4F Peripherals" chapter for details on the MPU.

Bit/Field	Name	Type	Reset	Description
6	HIB	RO	0x1	Hibernation Module Present When set, indicates that the Hibernation module is present.
5	TEMPSNS	RO	0x1	Temp Sensor Present When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	0x1	PLL Present When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT0	RO	0x1	Watchdog Timer 0 Present When set, indicates that watchdog timer 0 is present.
2	swo	RO	0x1	SWO Trace Port Present When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	0x1	SWD Present When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	0x1	JTAG Present When set, indicates that the JTAG debugger interface is present.

## Register 5: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the **RCGC1**, **SCGC1**, **DCGC1**, and the peripheral-specific **RCGC**, **SCGC**, and **DCGC** registers registers cannot be set.

Important: The Peripheral Present registers should be used to determine which modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of DC2 correctly identifies if a legacy module is present but software must use the Peripheral Present registers to determine if a module is present that is not supported by the DCn registers.

Note that the **Analog Comparator Peripheral Present (PPACMP)** register identifies whether the analog comparator module is present. The **Analog Comparator Peripheral Properties (ACMPPP)** register indicates how many analog comparator blocks are present in the module.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014

Type RO, reset 0x070F.5037

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I2C1HS	I2C1	I2C0HS	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	0	0	0	0	0	1	1	0	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	RO	0x0	EPI Module 0 Present
				When set, indicates that EPI module 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	1280	RO	0x0	I2S Module 0 Present
				When set, indicates that I2S module 0 is present.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0x1	Analog Comparator 2 Present
				When set, indicates that analog comparator 2 is present.
25	COMP1	RO	0x1	Analog Comparator 1 Present
				When set, indicates that analog comparator 1 is present.

Bit/Field	Name	Туре	Reset	Description
24	COMP0	RO	0x1	Analog Comparator 0 Present When set, indicates that analog comparator 0 is present.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x1	Timer Module 3 Present When set, indicates that General-Purpose Timer module 3 is present.
18	TIMER2	RO	0x1	Timer Module 2 Present  When set, indicates that General-Purpose Timer module 2 is present.
17	TIMER1	RO	0x1	Timer Module 1 Present  When set, indicates that General-Purpose Timer module 1 is present.
16	TIMER0	RO	0x1	Timer Module 0 Present When set, indicates that General-Purpose Timer module 0 is present.
15	I2C1HS	RO	0x0	I2C Module 1 Speed When set, indicates that I2C module 1 can operate in high-speed mode.
14	I2C1	RO	0x1	I2C Module 1 Present When set, indicates that I2C module 1 is present.
13	I2C0HS	RO	0x0	I2C Module 0 Speed When set, indicates that I2C module 0 can operate in high-speed mode.
12	I2C0	RO	0x1	I2C Module 0 Present When set, indicates that I2C module 0 is present.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI Module 1 Present When set, indicates that QEI module 1 is present.
8	QEI0	RO	0x0	QEI Module 0 Present When set, indicates that QEI module 0 is present.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x1	SSI Module 1 Present When set, indicates that SSI module 1 is present.
4	SSI0	RO	0x1	SSI Module 0 Present When set, indicates that SSI module 0 is present.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
2	UART2	RO	0x1	UART Module 2 Present When set, indicates that UART module 2 is present.
1	UART1	RO	0x1	UART Module 1 Present When set, indicates that UART module 1 is present.
0	UART0	RO	0x1	UART Module 0 Present When set, indicates that UART module 0 is present.

# Register 6: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the feature is not present.

Important: For some modules, the peripheral-resident Peripheral Properties registers should be used to determine which pins are available on this microcontroller. However, to support legacy software, the DC3 register is available. A read of DC3 correctly identifies if a legacy pin is present but software must use the Peripheral Properties registers to determine if a pin is present that is not supported by the DCn registers.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018

Type RO, reset 0xBFFF.7FC0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PWMFAULT	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	COPLUS	COMINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	32KHZ	RO	0x1	32KHz Input Clock Available When set, indicates an even CCP pin is present and can be used as a 32-KHz input clock.
				Note: The GPTMPP register does not provide this information.
30	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	CCP5	RO	0x1	CCP5 Pin Present
				When set, indicates that Capture/Compare/PWM pin 5 is present.
				<b>Note:</b> The <b>GPTMPP</b> register does not provide this information.
28	CCP4	RO	0x1	CCP4 Pin Present
				When set, indicates that Capture/Compare/PWM pin 4 is present.
				<b>Note:</b> The <b>GPTMPP</b> register does not provide this information.
27	CCP3	RO	0x1	CCP3 Pin Present
				When set, indicates that Capture/Compare/PWM pin 3 is present.
				<b>Note:</b> The <b>GPTMPP</b> register does not provide this information.
26	CCP2	RO	0x1	CCP2 Pin Present
				When set, indicates that Capture/Compare/PWM pin 2 is present.

Bit/Field	Name	Туре	Reset	Description
25	CCP1	RO	0x1	CCP1 Pin Present When set, indicates that Capture/Compare/PWM pin 1 is present.
				Note: The GPTMPP register does not provide this information.
24	CCP0	RO	0x1	CCP0 Pin Present When set, indicates that Capture/Compare/PWM pin 0 is present.
				<b>Note:</b> The <b>GPTMPP</b> register does not provide this information.
23	ADC0AIN7	RO	0x1	ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present.
				Note: The CH field in the ADCPP register provides this information.
22	ADC0AIN6	RO	0x1	ADC Module 0 AIN6 Pin Present  When set, indicates that ADC module 0 input pin 6 is present.
				Note: The CH field in the ADCPP register provides this information.
21	ADC0AIN5	RO	0x1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
				Note: The CH field in the ADCPP register provides this information.
20	ADC0AIN4	RO	0x1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.
				Note: The CH field in the ADCPP register provides this information.
19	ADC0AIN3	RO	0x1	ADC Module 0 AlN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
				Note: The CH field in the ADCPP register provides this information.
18	ADC0AIN2	RO	0x1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
				Note: The CH field in the ADCPP register provides this information.
17	ADC0AIN1	RO	0x1	ADC Module 0 AlN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
				Note: The CH field in the ADCPP register provides this information.
16	ADC0AIN0	RO	0x1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.
				Note: The CH field in the ADCPP register provides this information.
15	PWMFAULT	RO	0x0	PWM Fault Pin Present
				When set, indicates that a PWM Fault pin is present. See <b>DC5</b> for specific Fault pins on this device.
				<b>Note:</b> The FCNT field in the <b>PWMPP</b> register provides this information.
14	C2O	RO	0x1	C2o Pin Present
				When set, indicates that the analog comparator 2 output pin is present.
				<b>Note:</b> The C20 bit in the <b>ACMPPP</b> register provides this information.

Bit/Field	Name	Туре	Reset	Description
13	C2PLUS	RO	0x1	C2+ Pin Present When set, indicates that the analog comparator 2 (+) input pin is present.
				<b>Note:</b> This pin is present when analog comparator 2 is present.
12	C2MINUS	RO	0x1	C2- Pin Present When set, indicates that the analog comparator 2 (-) input pin is present.
				<b>Note:</b> This pin is present when analog comparator 2 is present.
11	C1O	RO	0x1	C1o Pin Present
				When set, indicates that the analog comparator 1 output pin is present.
				<b>Note:</b> The C10 bit in the <b>ACMPPP</b> register provides this information.
10	C1PLUS	RO	0x1	C1+ Pin Present
				When set, indicates that the analog comparator 1 (+) input pin is present.
				<b>Note:</b> This pin is present when analog comparator 1 is present.
9	C1MINUS	RO	0x1	C1- Pin Present
				When set, indicates that the analog comparator 1 (-) input pin is present.
				<b>Note:</b> This pin is present when analog comparator 1 is present.
8	C0O	RO	0x1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
				<b>Note:</b> The C00 bit in the <b>ACMPPP</b> register provides this information.
7	C0PLUS	RO	0x1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
				<b>Note:</b> This pin is present when analog comparator 0 is present.
6	C0MINUS	RO	0x1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
				<b>Note:</b> This pin is present when analog comparator 0 is present.
5	PWM5	RO	0x0	PWM5 Pin Present
				When set, indicates that the PWM pin 5 is present.
				<b>Note:</b> The GCNT field in the <b>PWMPP</b> register provides this information.
4	PWM4	RO	0x0	PWM4 Pin Present
				When set, indicates that the PWM pin 4 is present.
				<b>Note:</b> The GCNT field in the <b>PWMPP</b> register provides this information.
3	PWM3	RO	0x0	PWM3 Pin Present
				When set, indicates that the PWM pin 3 is present.
				<b>Note:</b> The GCNT field in the <b>PWMPP</b> register provides this information.

Bit/Field	Name	Туре	Reset	Description
2	PWM2	RO	0x0	PWM2 Pin Present When set, indicates that the PWM pin 2 is present.
				<b>Note:</b> The GCNT field in the <b>PWMPP</b> register provides this information.
1	PWM1	RO	0x0	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.
				<b>Note:</b> The GCNT field in the <b>PWMPP</b> register provides this information.
0	PWM0	RO	0x0	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.
				<b>Note:</b> The GCNT field in the <b>PWMPP</b> register provides this information.

# Register 7: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the **RCGC2**, **SCGC2**, **DCGC2**, and the peripheral-specific **RCGC**, **SCGC**, and **DCGC** registers registers cannot be set.

Important: The Peripheral Present registers should be used to determine which modules are implemented on this microcontroller. However, to support legacy software, the DC4 register is available. A read of DC4 correctly identifies if a legacy module is present but software must use the Peripheral Present registers to determine if a module is present that is not supported by the DCn registers.

The peripheral-resident Peripheral Properties registers should be used to determine which pins and features are available on this microcontroller. However, to support legacy software, the **DC4** register is available. A read of **DC4** correctly identifies if a legacy pin or feature is present. Software must use the Peripheral Properties registers to determine if a pin or feature is present that is not supported by the **DCn** registers.

### Device Capabilities 4 (DC4)

Base 0x400F.E000 Offset 0x01C Type RO, reset 0x0004.F1FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0		reserved		E1588			reserved		1	PICAL	rese	erved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCP7	CCP6	UDMA	ROM		reserved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	RO	0x0	Ethernet PHY Layer 0 Present
				When set, indicates that Ethernet PHY layer 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	RO	0x0	Ethernet MAC Layer 0 Present
				When set, indicates that Ethernet MAC layer 0 is present.
27:25	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
24	E1588	RO	0x0	1588 Capable When set, indicates that Ethernet MAC layer 0 is 1588 capable.

Bit/Field	Name	Туре	Reset	Description
23:19	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	PICAL	RO	0x1	PIOSC Calibrate
				When set, indicates that the PIOSC can be calibrated by software.
17:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	CCP7	RO	0x1	CCP7 Pin Present
				When set, indicates that Capture/Compare/PWM pin 7 is present.
				<b>Note:</b> The <b>GPTMPP</b> register does not provide this information.
14	CCP6	RO	0x1	CCP6 Pin Present
				When set, indicates that Capture/Compare/PWM pin 6 is present.
				<b>Note:</b> The <b>GPTMPP</b> register does not provide this information.
13	UDMA	RO	0x1	Micro-DMA Module Present
				When set, indicates that the micro-DMA module present.
12	ROM	RO	0x1	Internal Code ROM Present
				When set, indicates that internal code ROM is present.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x1	GPIO Port J Present When set, indicates that GPIO Port J is present.
7	GPIOH	RO	0x1	GPIO Port H Present When set, indicates that GPIO Port H is present.
6	GPIOG	RO	0x1	GPIO Port G Present When set, indicates that GPIO Port G is present.
5	GPIOF	RO	0x1	GPIO Port F Present When set, indicates that GPIO Port F is present.
4	GPIOE	RO	0x1	GPIO Port E Present When set, indicates that GPIO Port E is present.
3	GPIOD	RO	0x1	GPIO Port D Present When set, indicates that GPIO Port D is present.
2	GPIOC	RO	0x1	GPIO Port C Present When set, indicates that GPIO Port C is present.
1	GPIOB	RO	0x1	GPIO Port B Present When set, indicates that GPIO Port B is present.

Bit/Field	Name	Type	Reset	Description
0	GPIOA	RO	0x1	GPIO Port A Present
				When set, indicates that GPIO Port A is present.

## Register 8: Device Capabilities 5 (DC5), offset 0x020


This register is predefined by the part and can be used to verify PWM features. If any bit is clear in this register, the module is not present.

Important: The PWM Peripheral Properties (PWMPP) register should be used to determine what pins and features are available on PWM modules. However, to support legacy software, this register is available. A read of this register correctly identifies if a legacy pin or feature is present. Software must use the PWMPP register to determine if a pin or feature that is not supported by the DCn registers is present.

Device Capabilities 5 (DC5)

Base 0x400F.E000 Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:28	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	PWMFAULT3	RO	0x0	PWM Fault 3 Pin Present When set, indicates that the PWM Fault 3 pin is present.
26	PWMFAULT2	RO	0x0	PWM Fault 2 Pin Present When set, indicates that the PWM Fault 2 pin is present.
25	PWMFAULT1	RO	0x0	PWM Fault 1 Pin Present When set, indicates that the PWM Fault 1 pin is present.
24	PWMFAULT0	RO	0x0	PWM Fault 0 Pin Present When set, indicates that the PWM Fault 0 pin is present.
23:22	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21	PWMEFLT	RO	0x0	PWM Extended Fault Active When set, indicates that the PWM Extended Fault feature is active.
20	PWMESYNC	RO	0x0	PWM Extended SYNC Active When set, indicates that the PWM Extended SYNC feature is active.
19:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7	PWM7	RO	0x0	PWM7 Pin Present When set, indicates that the PWM pin 7 is present.
6	PWM6	RO	0x0	PWM6 Pin Present When set, indicates that the PWM pin 6 is present.
5	PWM5	RO	0x0	PWM5 Pin Present When set, indicates that the PWM pin 5 is present.
4	PWM4	RO	0x0	PWM4 Pin Present When set, indicates that the PWM pin 4 is present.
3	PWM3	RO	0x0	PWM3 Pin Present When set, indicates that the PWM pin 3 is present.
2	PWM2	RO	0x0	PWM2 Pin Present When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	0x0	PWM1 Pin Present When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	0x0	PWM0 Pin Present When set, indicates that the PWM pin 0 is present.


# Register 9: Device Capabilities 6 (DC6), offset 0x024

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Important: The USB Peripheral Properties (USBPP) register should be used to determine what features are available on the USB module. However, to support legacy software, this register is available. A read of this register correctly identifies if a legacy feature is present. Software must use the USBPP register to determine if a pin or feature that is not supported by the **DCn** registers is present.

Device Capabilities 6 (DC6)

Base 0x400F.E000 Offset 0x024 Type RO, reset 0x0000.0011



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	USB0PHY	RO	0x1	USB Module 0 PHY Present When set, indicates that the USB module 0 PHY is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	USB0	RO	0x1	USB Module 0 Present

sysValue Description

0x0

capability.

USB0 is not present.

This field indicates that USB module 0 is present and specifies its

**DEVICE** 0x1

USB0 is Device Only.

HOST 0x2

USB0 is Device or Host.

OTG 0x3

USB0 is OTG.

# Register 10: Device Capabilities 7 (DC7), offset 0x028

This register is predefined by the part and can be used to verify  $\mu$ DMA channel features. A 1 indicates the channel is available on this device; a 0 that the channel is only available on other devices in the family. Channels can have multiple assignments, see "Channel Assignments" on page 584 for more information.

Device Capabilities 7 (DC7)

Base 0x400F.E000

Offset 0x028
Type RO, reset 0xFFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16
Type	-	RO														
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DMACH15	DMACH14	DMACH13	DMACH12	DMACH11	DMACH10	DMACH9	DMACH8	DMACH7	DMACH6	DMACH5	DMACH4	DMACH3	DMACH2	DMACH1	DMACH0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	-	0x1	DMA Channel 31 When set, indicates μDMA channel 31 is available.
30	DMACH30	RO	0x1	DMA Channel 30 When set, indicates μDMA channel 30 is available.
29	DMACH29	RO	0x1	DMA Channel 29 When set, indicates μDMA channel 29 is available.
28	DMACH28	RO	0x1	DMA Channel 28 When set, indicates μDMA channel 28 is available.
27	DMACH27	RO	0x1	DMA Channel 27 When set, indicates μDMA channel 27 is available.
26	DMACH26	RO	0x1	DMA Channel 26 When set, indicates μDMA channel 26 is available.
25	DMACH25	RO	0x1	DMA Channel 25 When set, indicates μDMA channel 25 is available.
24	DMACH24	RO	0x1	DMA Channel 24 When set, indicates μDMA channel 24 is available.
23	DMACH23	RO	0x1	DMA Channel 23 When set, indicates μDMA channel 23 is available.
22	DMACH22	RO	0x1	DMA Channel 22 When set, indicates μDMA channel 22 is available.
21	DMACH21	RO	0x1	DMA Channel 21 When set, indicates μDMA channel 21 is available.

Bit/Field	Name	Туре	Reset	Description
20	DMACH20	RO	0x1	DMA Channel 20 When set, indicates $\mu$ DMA channel 20 is available.
19	DMACH19	RO	0x1	DMA Channel 19 When set, indicates µDMA channel 19 is available.
18	DMACH18	RO	0x1	DMA Channel 18 When set, indicates µDMA channel 18 is available.
17	DMACH17	RO	0x1	DMA Channel 17 When set, indicates µDMA channel 17 is available.
16	DMACH16	RO	0x1	DMA Channel 16 When set, indicates µDMA channel 16 is available.
15	DMACH15	RO	0x1	DMA Channel 15 When set, indicates µDMA channel 15 is available.
14	DMACH14	RO	0x1	DMA Channel 14 When set, indicates µDMA channel 14 is available.
13	DMACH13	RO	0x1	DMA Channel 13 When set, indicates µDMA channel 13 is available.
12	DMACH12	RO	0x1	DMA Channel 12 When set, indicates µDMA channel 12 is available.
11	DMACH11	RO	0x1	DMA Channel 11 When set, indicates µDMA channel 11 is available.
10	DMACH10	RO	0x1	DMA Channel 10 When set, indicates µDMA channel 10 is available.
9	DMACH9	RO	0x1	DMA Channel 9 When set, indicates µDMA channel 9 is available.
8	DMACH8	RO	0x1	DMA Channel 8 When set, indicates µDMA channel 8 is available.
7	DMACH7	RO	0x1	DMA Channel 7 When set, indicates µDMA channel 7 is available.
6	DMACH6	RO	0x1	DMA Channel 6 When set, indicates µDMA channel 6 is available.
5	DMACH5	RO	0x1	DMA Channel 5 When set, indicates µDMA channel 5 is available.
4	DMACH4	RO	0x1	DMA Channel 4 When set, indicates µDMA channel 4 is available.
3	DMACH3	RO	0x1	DMA Channel 3 When set, indicates µDMA channel 3 is available.

Bit/Field	Name	Туре	Reset	Description
2	DMACH2	RO	0x1	DMA Channel 2 When set, indicates µDMA channel 2 is available.
1	DMACH1	RO	0x1	DMA Channel 1 When set, indicates µDMA channel 1 is available.
0	DMACH0	RO	0x1	DMA Channel 0 When set, indicates µDMA channel 0 is available.

## Register 11: Device Capabilities 8 (DC8), offset 0x02C

This register is predefined by the part and can be used to verify features.

Important: The ADC Peripheral Properties (ADCPP) register should be used to determine how many input channels are available on the ADC module. However, to support legacy software, the DC8 register is available. A read of this register correctly identifies if legacy channels are present but software must use the ADCPP register to determine if a channel is present that is not supported by the **DCn** registers.

Device Capabilities 8 (DC8)

Base 0x400F.E000 Offset 0x02C Type RO, reset 0xFFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADC1AIN15	ADC1AIN14	ADC1AIN13	ADC1AIN12	ADC1AIN11	ADC1AIN10	ADC1AIN9	ADC1AIN8	ADC1AIN7	ADC1AIN6	ADC1AIN5	ADC1AIN4	ADC1AIN3	ADC1AIN2	ADC1AIN1	ADC1AIN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADC0AIN15	ADC0AIN14	ADC0AIN13	ADC0AIN12	ADC0AIN11	ADC0AIN10	ADC0AIN9	ADC0AIN8	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Pocot	- 1	1	1	- 1	1	- 1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Type	Reset	Description
31	ADC1AIN15	RO	0x1	ADC Module 1 AIN15 Pin Present When set, indicates that ADC module 1 input pin 15 is present.
30	ADC1AIN14	RO	0x1	ADC Module 1 AIN14 Pin Present When set, indicates that ADC module 1 input pin 14 is present.
29	ADC1AIN13	RO	0x1	ADC Module 1 AIN13 Pin Present When set, indicates that ADC module 1 input pin 13 is present.
28	ADC1AIN12	RO	0x1	ADC Module 1 AIN12 Pin Present When set, indicates that ADC module 1 input pin 12 is present.
27	ADC1AIN11	RO	0x1	ADC Module 1 AIN11 Pin Present When set, indicates that ADC module 1 input pin 11 is present.
26	ADC1AIN10	RO	0x1	ADC Module 1 AIN10 Pin Present When set, indicates that ADC module 1 input pin 10 is present.
25	ADC1AIN9	RO	0x1	ADC Module 1 AIN9 Pin Present When set, indicates that ADC module 1 input pin 9 is present.
24	ADC1AIN8	RO	0x1	ADC Module 1 AIN8 Pin Present When set, indicates that ADC module 1 input pin 8 is present.
23	ADC1AIN7	RO	0x1	ADC Module 1 AIN7 Pin Present When set, indicates that ADC module 1 input pin 7 is present.
22	ADC1AIN6	RO	0x1	ADC Module 1 AIN6 Pin Present  When set, indicates that ADC module 1 input pin 6 is present.

Bit/Field	Name	Туре	Reset	Description
21	ADC1AIN5	RO	0x1	ADC Module 1 AIN5 Pin Present When set, indicates that ADC module 1 input pin 5 is present.
20	ADC1AIN4	RO	0x1	ADC Module 1 AIN4 Pin Present When set, indicates that ADC module 1 input pin 4 is present.
19	ADC1AIN3	RO	0x1	ADC Module 1 AIN3 Pin Present When set, indicates that ADC module 1 input pin 3 is present.
18	ADC1AIN2	RO	0x1	ADC Module 1 AIN2 Pin Present When set, indicates that ADC module 1 input pin 2 is present.
17	ADC1AIN1	RO	0x1	ADC Module 1 AIN1 Pin Present When set, indicates that ADC module 1 input pin 1 is present.
16	ADC1AIN0	RO	0x1	ADC Module 1 AIN0 Pin Present When set, indicates that ADC module 1 input pin 0 is present.
15	ADC0AIN15	RO	0x1	ADC Module 0 AIN15 Pin Present When set, indicates that ADC module 0 input pin 15 is present.
14	ADC0AIN14	RO	0x1	ADC Module 0 AIN14 Pin Present When set, indicates that ADC module 0 input pin 14 is present.
13	ADC0AIN13	RO	0x1	ADC Module 0 AIN13 Pin Present When set, indicates that ADC module 0 input pin 13 is present.
12	ADC0AIN12	RO	0x1	ADC Module 0 AIN12 Pin Present When set, indicates that ADC module 0 input pin 12 is present.
11	ADC0AIN11	RO	0x1	ADC Module 0 AIN11 Pin Present When set, indicates that ADC module 0 input pin 11 is present.
10	ADC0AIN10	RO	0x1	ADC Module 0 AIN10 Pin Present When set, indicates that ADC module 0 input pin 10 is present.
9	ADC0AIN9	RO	0x1	ADC Module 0 AIN9 Pin Present When set, indicates that ADC module 0 input pin 9 is present.
8	ADC0AIN8	RO	0x1	ADC Module 0 AIN8 Pin Present When set, indicates that ADC module 0 input pin 8 is present.
7	ADC0AIN7	RO	0x1	ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present.
6	ADC0AIN6	RO	0x1	ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present.
5	ADC0AIN5	RO	0x1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
4	ADC0AIN4	RO	0x1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.

Bit/Field	Name	Туре	Reset	Description
3	ADC0AIN3	RO	0x1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
2	ADC0AIN2	RO	0x1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
1	ADC0AIN1	RO	0x1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
0	ADC0AIN0	RO	0x1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.


# Register 12: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000 Offset 0x030

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIOR	R/W	0	BOR Interrupt or Reset
				Value Description
				O A Brown Out Event causes an interrupt to be generated to the interrupt controller.
				1 A Brown Out Event causes a reset of the microcontroller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 13: Software Reset Control 0 (SRCR0), offset 0x040

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 1 (DC1) register.

Important: The peripheral-specific Software Reset registers (such as SRWD) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this legacy register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

#### Software Reset Control 0 (SRCR0)

Base 0x400F.E000 Offset 0x040

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM0	rese	rved	ADC1	ADC0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	reserved		1	'		HIB	rese	rved	WDT0		reserved	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	Ω	0	0	0	0	0	0	Ω	0	Λ	Ω	Ω	0	Ω	Ω	Ω

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x0	WDT1 Reset Control When this bit is set, Watchdog Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Reset Control  When this bit is set, CAN module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
24	CAN0	RO	0x0	CAN0 Reset Control  When this bit is set, CAN module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Type	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Reset Control
				When this bit is set, PWM module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Reset Control
				When this bit is set, ADC module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	ADC0	RO	0x0	ADC0 Reset Control
				When this bit is set, ADC module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x0	HIB Reset Control
				When this bit is set, the Hibernation module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	RO	0x0	WDT0 Reset Control
				When this bit is set, Watchdog Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 14: Software Reset Control 1 (SRCR1), offset 0x044

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.


Important: The peripheral-specific Software Reset registers (such as SRTIMER) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as TIMER0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

> Note that the Software Reset Analog Comparator (SRACMP) register has only one bit to set the analog comparator module. Resetting the module resets all the blocks. If any of the COMPn bits are set, the entire analog comparator module is reset. It is not possible to reset the blocks individually.

#### Software Reset Control 1 (SRCR1)

Base 0x400F.E000 Offset 0x044

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0x0	Analog Comp 2 Reset Control  When this bit is set, Analog Comparator module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
25	COMP1	RO	0x0	Analog Comp 1 Reset Control

When this bit is set, Analog Comparator module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
24	COMP0	RO	0x0	Analog Comp 0 Reset Control  When this bit is set, Analog Comparator module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Reset Control  Timer 3 Reset Control. When this bit is set, General-Purpose Timer module 3 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
18	TIMER2	RO	0x0	Timer 2 Reset Control  When this bit is set, General-Purpose Timer module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
17	TIMER1	RO	0x0	Timer 1 Reset Control  When this bit is set, General-Purpose Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	TIMER0	RO	0x0	Timer 0 Reset Control  When this bit is set, General-Purpose Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Reset Control When this bit is set, I2C module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	RO	0x0	I2C0 Reset Control When this bit is set, I2C module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Reset Control When this bit is set, QEI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
8	QEI0	RO	0x0	QEI0 Reset Control When this bit is set, QEI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Reset Control When this bit is set, SSI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	SSI0	RO	0x0	SSI0 Reset Control  When this bit is set, SSI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Reset Control When this bit is set, UART module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	UART1	RO	0x0	UART1 Reset Control When this bit is set, UART module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	UART0	RO	0x0	UART0 Reset Control When this bit is set, UART module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

# Register 15: Software Reset Control 2 (SRCR2), offset 0x048

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Important: The peripheral-specific Software Reset registers (such as SRDMA) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the µDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Software Reset Control 2 (SRCR2)

Base 0x400F.E000 Offset 0x048

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	'	'			•	reserved	!							USB0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved UDM		UDMA		rese	rved	1	GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type '	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	RO	0x0	USB0 Reset Control  When this bit is set, USB module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Reset Control When this bit is set, uDMA module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
8	GPIOJ	RO	0x0	Port J Reset Control When this bit is set, Port J module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
7	GPIOH	RO	0x0	Port H Reset Control When this bit is set, Port H module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
6	GPIOG	RO	0x0	Port G Reset Control  When this bit is set, Port G module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5	GPIOF	RO	0x0	Port F Reset Control  When this bit is set, Port F module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	GPIOE	RO	0x0	Port E Reset Control  When this bit is set, Port E module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	GPIOD	RO	0x0	Port D Reset Control  When this bit is set, Port D module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2	GPIOC	RO	0x0	Port C Reset Control When this bit is set, Port C module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	GPIOB	RO	0x0	Port B Reset Control When this bit is set, Port B module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	GPIOA	RO	0x0	Port A Reset Control  When this bit is set, Port A module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.


## Register 16: Raw Interrupt Status (RIS), offset 0x050

This register indicates the status for system control raw interrupts. An interrupt is sent to the interrupt controller if the corresponding bit in the Interrupt Mask Control (IMC) register is set. Writing a 1 to the corresponding bit in the Masked Interrupt Status and Clear (MISC) register clears an interrupt status bit.

### Raw Interrupt Status (RIS)

Base 0x400F.E000

Offset 0x050 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPRIS	RO	0	MOSC Power Up Raw Interrupt Status
				Value Description
				Sufficient time has passed for the MOSC to reach the expected frequency. The value for this power-up time is indicated by T <sub>MOSC_START</sub> .
				O Sufficient time has not passed for the MOSC to reach the expected frequency.
				This bit is cleared by writing a 1 to the MOSCPUPMIS bit in the MISC register.
7	USBPLLLRIS	RO	0	USB PLL Lock Raw Interrupt Status
				Value Description
				The USB PLL timer has reached T <sub>READY</sub> indicating that sufficient time has passed for the USB PLL to lock.
				0 The USB PLL timer has not reached T <sub>READY</sub> .
				This bit is cleared by writing a 1 to the <code>USBPLLLMIS</code> bit in the <b>MISC</b> register.

# Value Description

PLL Lock Raw Interrupt Status

- The PLL timer has reached  $T_{\mbox{\scriptsize READY}}$  indicating that sufficient time has passed for the PLL to lock.
- The PLL timer has not reached T<sub>READY</sub>.

This bit is cleared by writing a 1 to the PLLLMIS bit in the MISC register.

6

**PLLLRIS** 

RO

0

Bit/Field	Name	Туре	Reset	Description
5:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MOFRIS	RO	0	Main Oscillator Failure Raw Interrupt Status
				Value Description
				The MOSCIM bit in the MOSCCTL register is set and the main oscillator has failed.
				0 The main oscillator has not failed.
				This bit is cleared by writing a 1 to the MOFMIS bit in the MISC register.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORRIS	RO	0	Brown-Out Reset Raw Interrupt Status
				Value Description
				1 A brown-out condition is currently active.
				O A brown-out condition is not currently active.
				Note the BORIOR bit in the <b>PBORCTL</b> register must be cleared to cause an interrupt due to a Brown Out Event.
				This bit is cleared by writing a 1 to the BORMIS bit in the MISC register.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 17: Interrupt Mask Control (IMC), offset 0x054

This register contains the mask bits for system control raw interrupts. A raw interrupt, indicated by a bit being set in the Raw Interrupt Status (RIS) register, is sent to the interrupt controller if the corresponding bit in this register is set.

Interrupt Mask Control (IMC)

Base 0x400F.E000

Offset 0x054 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•		1	1	rese	rved				1		1	•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	reserved	i	1	1	MOSCPUPIM	USBPLLLIM	PLLLIM	rese	rved	MOFIM	reserved	BORIM	reserved
Type	RO	RO	RO	reserved	RO	RO	RO	MOSCPUPIM R/W	USBPLLLIM R/W	PLLLIM R/W	rese	rved	MOFIM RO	reserved	BORIM R/W	reserved
Type Reset	RO 0	RO 0	RO 0		RO 0	RO 0										

D:t/C:ald	Nama	T	Deset	Description
Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPIM	R/W	0	MOSC Power Up Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the MOSCPUPRIS bit in the <b>RIS</b> register is set.
				O The MOSCPUPRIS interrupt is suppressed and not sent to the interrupt controller.
7	USBPLLLIM	R/W	0	USB PLL Lock Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the USBPLLLRIS bit in the <b>RIS</b> register is set.
				O The USBPLLLRIS interrupt is suppressed and not sent to the interrupt controller.
6	PLLLIM	R/W	0	PLL Lock Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PLLLRIS bit in the <b>RIS</b> register is set.
				O The PLLLRIS interrupt is suppressed and not sent to the interrupt controller.
5:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide

compatibility with future products, the value of a reserved bit should be

Bit/Field	Name	Туре	Reset	Description
3	MOFIM	RO	0	Main Oscillator Failure Interrupt Mask
				Value Description  1 An interrupt is sent to the interrupt controller when the MOFRIS bit in the <b>RIS</b> register is set.
				O The MOFRIS interrupt is suppressed and not sent to the interrupt controller.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the BORRIS bit in the <b>RIS</b> register is set.
				O The BORRIS interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


## Register 18: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt in the **Raw Interrupt Status (RIS)** register. All of the bits are R/W1C, thus writing a 1 to a bit clears the corresponding raw interrupt bit in the **RIS** register (see page 264).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPMIS	R/W1C	0	MOSC Power Up Masked Interrupt Status

#### Value Description

1 When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the MOSC PLL to lock

Writing a 1 to this bit clears it and also the  ${\tt MOSCPUPRIS}$  bit in the RIS register.

When read, a 0 indicates that sufficient time has not passed for the MOSC PLL to lock.

A write of 0 has no effect on the state of this bit.

#### 7 USBPLLLMIS R/W1C 0 USB PLL Lock Masked Interrupt Status

#### Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the USB PLL to lock

Writing a 1 to this bit clears it and also the  ${\tt USBPLLLRIS}$  bit in the RIS register.

When read, a 0 indicates that sufficient time has not passed for the USB PLL to lock.

A write of 0 has no effect on the state of this bit.

Bit/Field	Name	Туре	Reset	Description
6	PLLLMIS	R/W1C	0	PLL Lock Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the PLL to lock.
				Writing a 1 to this bit clears it and also the PLLLRIS bit in the RIS register.
				0 When read, a 0 indicates that sufficient time has not passed for the PLL to lock.
				A write of 0 has no effect on the state of this bit.
5:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MOFMIS	RO	0	Main Oscillator Failure Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because the main oscillator failed.
				Writing a 1 to this bit clears it and also the MOFRIS bit in the RIS register.
				0 When read, a 0 indicates that the main oscillator has not failed.
				A write of 0 has no effect on the state of this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORMIS	R/W1C	0	BOR Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because of a brown-out condition.
				Writing a 1 to this bit clears it and also the BORRIS bit in the RIS register.
				When read, a 0 indicates that a brown-out condition has not occurred.
				A write of 0 has no effect on the state of this bit.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 19: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an power-on reset is the cause, in which case, all bits other than POR in the RESC register are cleared.


### Reset Cause (RESC)

**MOSCFAIL** 

R/W

Base 0x400F.E000 Offset 0x05C Type R/W, reset -

16



Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### Value Description

MOSC Failure Reset

- When read, this bit indicates that the MOSC circuit was enabled for clock validation and failed while the MOSCIM bit in the **MOSCCTL** register is clear, generating a reset event.
- 0 When read, this bit indicates that a MOSC failure has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it.

15:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	WDT1	R/W	-	Watchdog Timer 1 Reset

- When read, this bit indicates that Watchdog Timer 1 timed out 1 and generated a reset.
- 0 When read, this bit indicates that Watchdog Timer 1 has not generated a reset since the previous power-on reset. Writing a 0 to this bit clears it.

Bit/Field	Name	Туре	Reset	Description
4	SW	R/W	-	Software Reset
				Value Description
				When read, this bit indicates that a software reset has caused a reset event.
				When read, this bit indicates that a software reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
3	WDT0	R/W	-	Watchdog Timer 0 Reset
				Value Description
				When read, this bit indicates that Watchdog Timer 0 timed out and generated a reset.
				When read, this bit indicates that Watchdog Timer 0 has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
2	BOR	R/W	-	Brown-Out Reset
				Value Description
				When read, this bit indicates that a brown-out reset has caused a reset event.
				When read, this bit indicates that a brown-out reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
1	POR	R/W	-	Power-On Reset
				Value Description
				When read, this bit indicates that a power-on reset has caused a reset event.
				When read, this bit indicates that a power-on reset has not generated a reset.
				Writing a 0 to this bit clears it.
0	EXT	R/W	-	External Reset
				Value Description
				When read, this bit indicates that an external reset (RST assertion) has caused a reset event.
				When read, this bit indicates that an external reset (RST assertion) has not caused a reset event since the previous power-on reset.
				Writing a 0 to this bit clears it.

## Register 20: Run-Mode Clock Configuration (RCC), offset 0x060

The bits in this register configure the system clock and oscillators.

Important: Write the RCC register prior to writing the RCC2 register. If a subsequent write to the RCC register is required, include another register access after writing the RCC register and before writing the RCC2 register.

#### Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x0780.3D51

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	rese	erved	1	ACG		SYS	SDIV	l I	USESYSDIV			rese	rved	1	
Type	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	reserved	BYPASS		ì	XTAL	1	1	osc	SRC	rese	rved	IOSCDIS	MOSCDIS
Type	RO	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	1	0	1	0	1	0	1	0	0	0	1

Bit/Field	Name	Type	Reset	Description
31:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	ACG	R/W	0	Auto Clock Gating

**Auto Clock Gating** 

This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the microcontroller enters a Sleep or Deep-Sleep mode (respectively).

### Value Description

- The SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the microcontroller is in a sleep mode. The SCGCn and DCGCn registers allow unused peripherals to consume less power when the microcontroller is in a sleep mode.
- 0 The Run-Mode Clock Gating Control (RCGCn) registers are used when the microcontroller enters a sleep mode.

The RCGCn registers are always used to control the clocks in Run mode.

26:23 **SYSDIV** R/W 0xF System Clock Divisor

Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). See Table 5-4 on page 216 for bit encodings.

If the SYSDIV value is less than MINSYSDIV (see page 234), and the PLL is being used, then the MINSYSDIV value is used as the divisor.

If the PLL is not being used, the  ${\tt SYSDIV}$  value can be less than MINSYSDIV.

Bit/Field	Name	Type	Reset	Description
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Value Description
				The system clock divider is the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
				If the USERCC2 bit in the RCC2 register is set, then the SYSDIV2 field in the RCC2 register is used as the system clock divider rather than the SYSDIV field in this register.
				0 The system clock is used undivided.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				Value Description
				1 The PLL is powered down. Care must be taken to ensure that another clock source is functioning and that the BYPASS bit is set before setting this bit.
				0 The PLL is operating normally.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Value Description
				1 The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV.
				0 The system clock is the PLL output clock divided by the divisor

See Table 5-4 on page 216 for programming guidelines.

specified by SYSDIV.

**Note:** The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

Bit/Field	Name	Type	Reset	Description
10:6	XTAI	R/W	0x15	Crystal Value

This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below.

Frequencies that may be used with the USB interface are indicated in the table. To function within the clocking requirements of the USB specification, a crystal of 5, 6, 8, 10, 12, or 16 MHz must be used.

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL				
0x00-0x5	reser	ved				
0x06	4 MHz	reserved				
0x07	4.096 MHz	reserved				
80x0	4.9152 MHz	reserved				
0x09	5 MHz	(USB)				
0x0A	5.12 [	MHz				
0x0B	6 MHz	(USB)				
0x0C	6.144	MHz				
0x0D	7.3728 MHz					
0x0E	8 MHz (USB)					
0x0F	8.192 MHz					
0x10	10.0 MHz (USB)					
0x11	12.0 MHz (USB)					
0x12	12.288 MHz					
0x13	13.56 MHz					
0x14	14.3181	8 MHz				
0x15	16.0 MHz (rese	t value)(USB)				
0x16	16.384	MHz				
0x17	18.0 MHz	z (USB)				
0x18	20.0 MHz	z (USB)				
0x19	24.0 MHz	z (USB)				
0x1A	25.0 MHz	z (USB)				

Name	Туре	Reset	Description
OSCSRC	R/W	0x1	Oscillator Source Selects the input source for the OSC. The values are:
			Value Input Source  0x0 MOSC     Main oscillator  0x1 PIOSC     Precision internal oscillator     (default)  0x2 PIOSC/4     Precision internal oscillator / 4  0x3 30 kHz
reserved	RO	0x0	30-kHz internal oscillator  For additional oscillator sources, see the RCC2 register.  Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be
IOSCDIS	R/W	0	preserved across a read-modify-write operation.  Precision Internal Oscillator Disable  Value Description  1 The precision internal oscillator (PIOSC) is disabled.
MOSCDIS	R/W	1	<ul> <li>The precision internal oscillator is enabled.</li> <li>Main Oscillator Disable</li> <li>Value Description</li> <li>The main oscillator is disabled (default).</li> <li>The main oscillator is enabled.</li> </ul>
	OSCSRC	reserved RO IOSCDIS R/W	reserved RO 0x0 IOSCDIS R/W 0

# Register 21: GPIO High-Performance Bus Control (GPIOHBCTL), offset 0x06C


This register controls which internal bus is used to access each GPIO port. When a bit is clear, the corresponding GPIO port is accessed across the legacy Advanced Peripheral Bus (APB) bus and through the APB memory aperture. When a bit is set, the corresponding port is accessed across the Advanced High-Performance Bus (AHB) bus and through the AHB memory aperture. Each GPIO port can be individually configured to use AHB or APB, but may be accessed only through one aperture. The AHB bus provides better back-to-back access performance than the APB bus. The address aperture in the memory map changes for the ports that are enabled for AHB access (see Table 10-6 on page 657).

**Important:** Ports K-N and P-Q are only available on the AHB bus, and therefore the corresponding bits reset to 1. If one of these bits is cleared, the corresponding port is disabled. If any of these ports is in use, read-modify-write operations should be used to change the value of this register so that these ports remain enabled.

GPIO High-Performance Bus Control (GPIOHBCTL)

Base 0x400F.E000 Offset 0x06C

Type R/W, reset 0x0000.7E00



Bit/Field	Name	Туре	Reset	Description
31:10	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	PORTK	R/W	1	Port K Advanced High-Performance Bus This bit defines the memory aperture for Port K.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Port K is disabled.
8	PORTJ	R/W	0	Port J Advanced High-Performance Bus This bit defines the memory aperture for Port J.

- 1 Advanced High-Performance Bus (AHB)
- 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

Bit/Field	Name	Туре	Reset	Description
7	PORTH	R/W	0	Port H Advanced High-Performance Bus This bit defines the memory aperture for Port H.
				Value Description
				<ul> <li>Advanced High-Performance Bus (AHB)</li> <li>Advanced Peripheral Bus (APB). This bus is the legacy bus.</li> </ul>
6	PORTG	R/W	0	Port G Advanced High-Performance Bus
				This bit defines the memory aperture for Port G.
				Value Description
				<ul> <li>Advanced High-Performance Bus (AHB)</li> <li>Advanced Peripheral Bus (APB). This bus is the legacy bus.</li> </ul>
5	PORTF	R/W	0	Port F Advanced High-Performance Bus
				This bit defines the memory aperture for Port F.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
4	PORTE	R/W	0	Port E Advanced High-Performance Bus
				This bit defines the memory aperture for Port E.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
3	PORTD	R/W	0	Port D Advanced High-Performance Bus
				This bit defines the memory aperture for Port D.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
2	PORTC	R/W	0	Port C Advanced High-Performance Bus
				This bit defines the memory aperture for Port C.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

Bit/Field	Name	Туре	Reset	Description
1	PORTB	R/W	0	Port B Advanced High-Performance Bus
				This bit defines the memory aperture for Port B.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
0	PORTA	R/W	0	Port A Advanced High-Performance Bus
				This bit defines the memory aperture for Port A.
				Value Description
				1 Advanced High-Performance Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

## Register 22: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields, as shown in Table 5-8, when the USERCC2 bit is set, allowing the extended capabilities of the RCC2 register to be used while also providing a means to be backward-compatible to previous parts. Each RCC2 field that supersedes an RCC field is located at the same LSB bit position; however, some RCC2 fields are larger than the corresponding RCC field.

Table 5-8. RCC2 Fields that Override RCC Fields


RCC2 Field	Overrides RCC Field
SYSDIV2, bits[28:23]	SYSDIV, bits[26:23]
PWRDN2, bit[13]	PWRDN, bit[13]
BYPASS2, bit[11]	BYPASS, bit[11]
OSCSRC2, bits[6:4]	OSCSRC, bits[5:4]

**Important:** Write the **RCC** register prior to writing the **RCC2** register. If a subsequent write to the **RCC** register is required, include another register access after writing the **RCC** register and before writing the **RCC2** register.

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

Type R/W, reset 0x07C0.6810



Bit/Field	Name	Туре	Reset	Description
31	USERCC2	R/W	0	Use RCC2

### Value Description

- 1 The RCC2 register fields override the RCC register fields.
- The RCC register fields are used, and the fields in RCC2 are ignored.
- 30 DIV400 R/W 0 Divide PLL as 400 MHz vs. 200 MHz

This bit, along with the  ${\tt SYSDIV2LSB}$  bit, allows additional frequency choices.

- Append the SYSDIV2LSB bit to the SYSDIV2 field to create a 7 bit divisor using the 400 MHz PLL output, see Table 5-6 on page 217.
- 0 Use SYSDIV2 as is and apply to 200 MHz predivided PLL output. See Table 5-5 on page 216 for programming guidelines.

Bit/Field	Name	Туре	Reset	Description
29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28:23	SYSDIV2	R/W	0x0F	System Clock Divisor 2
				Specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS2 bit is configured). SYSDIV2 is used for the divisor when both the USESYSDIV bit in the RCC register and the USERCC2 bit in this register are set. See Table 5-5 on page 216 for programming guidelines.
22	SYSDIV2LSB	R/W	1	Additional LSB for SYSDIV2
				When $\texttt{DIV400}$ is set, this bit becomes the LSB of $\texttt{SYSDIV2}$ . If $\texttt{DIV400}$ is clear, this bit is not used. See Table 5-5 on page 216 for programming guidelines.
				This bit can only be set or cleared when DIV400 is set.
21:15	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	USBPWRDN	R/W	1	Power-Down USB PLL
				Value Description
				1 The USB PLL is powered down.
				0 The USB PLL operates normally.
13	PWRDN2	R/W	1	Power-Down PLL 2
				Value Description
				1 The PLL is powered down.
				0 The PLL operates normally.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS2	R/W	1	PLL Bypass 2
				Value Description
				The system clock is derived from the OSC source and divided by the divisor specified by SYSDIV2.
				The system clock is the PLL output clock divided by the divisor specified by SYSDIV2.
				See Table 5-5 on page 216 for programming guidelines.
				<b>Note:</b> The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6:4	OSCSRC2	R/W	0x1	Oscillator Source 2
				Selects the input source for the OSC. The values are:
				Value Description
				0x0 MOSC
				Main oscillator
				0x1 PIOSC
				Precision internal oscillator
				0x2 PIOSC/4
				Precision internal oscillator / 4
				0x3 30 kHz
				30-kHz internal oscillator
				0x4-0x6 Reserved
				0x7 32.768 kHz
				32.768-kHz external oscillator
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 23: Main Oscillator Control (MOSCCTL), offset 0x07C

This register provides control over the features of the main oscillator, including the ability to enable the MOSC clock verification circuit, what action to take when the MOSC fails, and whether or not a crystal is connected. When enabled, this circuit monitors the frequency of the MOSC to verify that the oscillator is operating within specified limits. If the clock goes invalid after being enabled, the microcontroller issues a power-on reset and reboots to the NMI handler or generates an interrupt.

#### Main Oscillator Control (MOSCCTL)

Base 0x400F.E000 Offset 0x07C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1	rese	rved I				1	ì	,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	'	1		•	reserved		! ! !				1	NOXTAL	MOSCIM	CVAL
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Е	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							

31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	NOXTAL	R/W	0	No Crystal Connected

### Value Description

- This bit should be set when a crystal or external oscillator is not connected to the OSCO and OSC1 inputs to reduce power consumption.
- This bit should be cleared when a crystal or oscillator is 0 connected to the OSCO and OSC1 inputs, regardless of whether or not the MOSC is used or powered down.

1	MOSCIM	R/W	0	MOSC Failure Action
				Value Description

- 1 If the MOSC fails, an interrupt is generated as indicated by the MOFRIS bit in the RIS register..
- 0 If the MOSC fails, a MOSC failure reset is generated and reboots to the NMI handler.

Regardless of the action taken, if the MOSC fails, the oscillator source is switched to the PIOSC automatically.

R/W Clock Validation for MOSC **CVAL** 0

- The MOSC monitor circuit is enabled. 1
- 0 The MOSC monitor circuit is disabled.

# Register 24: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes. Note that there must be a delay of 3 system clocks after a module clock is enabled before any registers in that module are accessed.


Important: The peripheral-specific Run Mode Clock Gating Control registers (such as RCGCWD) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Likewise, the ADC Peripheral Configuration (ADCPC) register should be used to configure the ADC sample rate. However, to support legacy software, the MAXADCnSPD fields are available. A write to these legacy fields also writes the corresponding field in the peripheral-specific register. If a field is changed by writing to this register, it can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support rates that are not available in this register. If software uses a peripheral-specific register to set the ADC rate, the write causes proper operation, but the value of that field is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100 Type RO, reset 0x0000.0F40



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x0	WDT1 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	RO	0x0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Clock Gating Control
				This bit controls the clock gating for SAR ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	RO	0x0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	MAXADC1SPD	RO	0x3	ADC1 Sample Speed
				This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
9:8	MAXADC0SPD	RO	0x3	ADC0 Sample Speed
				This field sets the rate at which ADC0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCOSPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
				0x2 500K samples/second
				0x1 250K samples/second
				0x0 125K samples/second
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x1	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	RO	0x0	WDT0 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 25: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes. Note that there must be a delay of 3 system clocks after a module clock is enabled before any registers in that module are accessed.

Important: The peripheral-specific Run Mode Clock Gating Control registers (such as RCGCTIMER) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:27		reserv	/ed	RO		0	com	oftware should not rely on the value of a reserved bit. To provide impatibility with future products, the value of a reserved bit should eserved across a read-modify-write operation.							
	26		COM	P2	R	0	0x0	Ana	log Com	parator 2	2 Clock (	Gating				
										rols the dives a cl	•	Ū	Ū	•		-

unclocked and disabled. If the module is unclocked, a read or write to

the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
25	COMP1	RO	0x0	Analog Comparator 1 Clock Gating  This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	RO	0x0	Analog Comparator 0 Clock Gating  This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	RO	0x0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	RO	0x0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	RO	0x0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Clock Gating Control  This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	RO	0x0	I2C0 Clock Gating Control  This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Clock Gating Control  This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	RO	0x0	QEI0 Clock Gating Control  This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Clock Gating Control  This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSIO	RO	0x0	SSI0 Clock Gating Control  This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Clock Gating Control  This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	RO	0x0	UART1 Clock Gating Control  This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	0x0	UART0 Clock Gating Control  This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault

# Register 26: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes. Note that there must be a delay of 3 system clocks after a module clock is enabled before any registers in that module are accessed.

Important: The peripheral-specific Run Mode Clock Gating Control registers (such as RCGCDMA) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the μDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved								USB0
Type .	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	RO	0x0	USB0 Clock Gating Control

This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	RO	0x0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	RO	0x0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	RO	0x0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	RO	0x0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	RO	0x0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2	GPIOC	RO	0x0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	RO	0x0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	RO	0x0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.


### Register 27: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Sleep Mode Clock Gating Control registers (such as SCGCWD) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110 Type RO, reset 0x0000.0040



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0×0	WDT1 Clock Gating Control

This bit controls the clock gating for Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	RO	0x0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	RO	0x0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x1	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	WDT0	RO	0x0	WDT0 Clock Gating Control  This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 28: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC1 is the clock configuration register for running operation, SCGC1 for Sleep operation, and DCGC1 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Sleep Mode Clock Gating Control registers (such as **SCGCTIMER**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type .	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0v0	Analog Comparator 2 Clock Gating

This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
25	COMP1	RO	0x0	Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the
				module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	RO	0x0	Analog Comparator 0 Clock Gating
				This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	RO	0x0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	RO	0x0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	RO	0x0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	RO	0x0	I2C0 Clock Gating Control  This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Clock Gating Control  This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	RO	0x0	QEI0 Clock Gating Control  This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Clock Gating Control  This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	RO	0x0	SSI0 Clock Gating Control  This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Clock Gating Control  This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	RO	0x0	UART1 Clock Gating Control  This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
0	UART0	RO	0x0	UART0 Clock Gating Control  This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.


# Register 29: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Sleep Mode Clock Gating Control registers (such as SCGCDMA) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the µDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118 Type RO, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	RO	0x0	USB0 Clock Gating Control

This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	RO	0x0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	RO	0x0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	RO	0x0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	RO	0x0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	RO	0x0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2	GPIOC	RO	0x0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	RO	0x0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	RO	0x0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

### Register 30: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0). offset 0x120

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Deep Sleep Mode Clock Gating Control registers (such as **DCGCWD**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120 Type RO, reset 0x0000.0040

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM0	rese	rved	ADC1	ADC0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1 1		1	reserved		1	1		HIB	rese	rved	WDT0		reserved	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	0x0	WDT1 Clock Gating Control

This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	0x0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	RO	0x0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM0	RO	0x0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	0x0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	RO	0x0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	RO	0x1	HIB Clock Gating Control  This bit controls the clock gating for the Hibernation module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	WDT0	RO	0x0	WDT0 Clock Gating Control  This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 31: Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC1 is the clock configuration register for running operation, SCGC1 for Sleep operation, and DCGC1 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Deep Sleep Mode Clock Gating Control registers (such as **DCGCTIMER**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type .	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	0v0	Analog Comparator 2 Clock Gating

This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
25	COMP1	RO	0x0	Analog Comparator 1 Clock Gating  This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	RO	0x0	Analog Comparator 0 Clock Gating  This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	0x0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	RO	0x0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	RO	0x0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	RO	0x0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	0x0	I2C1 Clock Gating Control  This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	I2C0	RO	0x0	I2C0 Clock Gating Control  This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	0x0	QEI1 Clock Gating Control  This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	RO	0x0	QEI0 Clock Gating Control  This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	0x0	SSI1 Clock Gating Control  This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	RO	0x0	SSI0 Clock Gating Control  This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	0x0	UART2 Clock Gating Control  This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	UART1	RO	0x0	UART1 Clock Gating Control  This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	0x0	UART0 Clock Gating Control  This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault

# Register 32: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2). offset 0x128


This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Important: The peripheral-specific Deep Sleep Mode Clock Gating Control registers (such as **DCGCDMA**) should be used to reset specific peripherals. To support legacy software, this register is available. A write to this legacy register also writes the corresponding bit in the peripheral-specific register. Any bits that are changed by writing to this register can be read back correctly with a read of this register. Software must use the peripheral-specific registers to support modules that are not present in the legacy registers. If software uses a peripheral-specific register to write a legacy peripheral (such as the µDMA), the write causes proper operation, but the value of that bit is not reflected in this register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Type RO, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	RO	0x0	USB0 Clock Gating Control

This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	RO	0x0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	0x0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	RO	0x0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	RO	0x0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	RO	0x0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	RO	0x0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	RO	0x0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2	GPIOC	RO	0x0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	RO	0x0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	RO	0x0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

# Register 33: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144


This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000 Offset 0x144

Bit/Field

Type R/W, reset 0x0780.0000



Bit/Field	Name	Type	Reset	Description
31:29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

28:23 **DSDIVORIDE** R/W 0x0F Divider Field Override

> If Deep-Sleep mode is enabled when the PLL is running, the PLL is disabled. This 6-bit field contains a system divider field that overrides the  ${\tt SYSDIV}$  field in the RCC register or the  ${\tt SYSDIV2}$  field in the RCC2 register during Deep Sleep. This divider is applied to the source selected by the **DSOSCSRC** field.

Value Description 0x0 /1 0x1 /2 0x2 /3 /4 0x30x3F /64

22:7 RO 0x000 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.


Bit/Field	Name	Туре	Reset	Description
6:4	DSOSCSRC	R/W	0x0	Clock Source Specifies the clock source during Deep-Sleep mode.
				Value Description
				0x0 MOSC
				Use the main oscillator as the source.
				<b>Note:</b> If the PIOSC is being used as the clock reference for the PLL, the PIOSC is the clock source instead of MOSC in Deep-Sleep mode.
				0x1 PIOSC
				Use the precision internal 16-MHz oscillator as the source.
				0x2 Reserved
				0x3 30 kHz
				Use the 30-kHz internal oscillator as the source.
				0x4-0x6 Reserved
				0x7 32.768 kHz
				Use the Hibernation module 32.768-kHz external oscillator as the source.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 34: System Properties (SYSPROP), offset 0x14C

This register provides information on whether certain System Control properties are present on the microcontroller.

System Properties (SYSPROP)

Base 0x400F.E000 Offset 0x14C Type RO, reset 0x0000.3A61



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x1D30	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FPU	RO	0x1	FPU Present

This bit indicates if the FPU is present in the Cortex-M4 core.

Value Description

0 FPU is not present.

FPU is present.

# Register 35: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150

This register provides the ability to update or recalibrate the precision internal oscillator. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Calibration (PIOSCCAL)

Base 0x400F.E000

Offset 0x150 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UTEN		•	' '	'		' '		reserved		'	'	! !			
Type Reset	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		rese	rved	' '		CAL	UPDATE	reserved		•	•	UT	'	'	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	sit/Field		Nam	ne	Туј	ре	Reset	Des	cription							
	31		UTE	EN	R/	W	0	Use	User Tri	m Value	!					
									ue Desc							
								1		rim value operation		6:0] of this	s register	are use	d for any	update
								0	The f	actory ca	alibration	value is	used for	an updat	e trim op	eration.
30:10 reserved			ved	R	RO 0x0000			patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv			
	9 CAL			L	R/	W	0	Star	t Calibra	tion						
								Valu	ue Desc	ription						
								1	PIOS is act overr	iCSTAT in the ides any	register. e PIOSC	on of the The resu after the is update fails.	lting trim calibrati	value fro	m the op letes. Th	eration e result
								0	No a	ction.						
								This	bit is au	to-cleare	ed after i	t is set.				
	8		UPDA	ATE	R/	W	0	Upd	ate Trim							
								Valu	ue Desc	ription						
								1				rim value ster. Use			or the DT	bit in
								0	No a	ction.						
								This	bit is au	to-cleare	ed after t	the upda	te.			
	7		reserv	ved	R	0	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		

Bit/Field	Name	Type	Reset	Description
6:0	UT	R/W	0x0	User Trim Value
				User trim value that can be loaded into the PIOSC.
				Refer to "Main PLL Frequency Configuration" on page 218 for more information on calibrating the PIOSC.


# Register 36: Precision Internal Oscillator Statistics (PIOSCSTAT), offset 0x154

This register provides the user information on the PIOSC calibration. Note that a 32.768-kHz oscillator must be used as the Hibernation module clock source for the user to be able to calibrate the PIOSC.

Precision Internal Oscillator Statistics (PIOSCSTAT)

Base 0x400F.E000

Offset 0x154
Type RO, reset 0x0000.0040



Bit/Field	Name	Type	Reset	Description
31:23	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22:16	DT	RO	-	Default Trim Value
				This field contains the default trim value. This value is loaded into the PIOSC after every full power-up.
15:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	RESULT	RO	0	Calibration Result
				Value Description
				0x0 Calibration has not been attempted.
				0x1 The last calibration operation completed to meet 1% accuracy.
				0x2 The last calibration operation failed to meet 1% accuracy.
				0x3 Reserved
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	СТ	RO	0x40	Calibration Trim Value

This field contains the trim value from the last calibration operation. After factory calibration  $\mathtt{CT}$  and  $\mathtt{DT}$  are the same.

# Register 37: PLL Frequency 0 (PLLFREQ0), offset 0x160

This register always contains the current M value presented to the system PLL.

The PLL frequency can be calculated using the following equation:


MDIV = MINT + (MFRAC / 1024)

The Q and N values are shown in the **PLLFREQ1** register. Table 23-10 on page 1197 shows the M, Q, and N values as well as the resulting PLL frequency for the various XTAL configurations.

### PLL Frequency 0 (PLLFREQ0)

Base 0x400F.E000

Offset 0x160 Type RO, reset 0x0000.0032



Bit/Field	Name	Type	Reset	Description
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19:10	MFRAC	RO	0x32	PLL M Fractional Value This field contains the integer value of the PLL M value.
9:0	MINT	RO	0x00	PLL M Integer Value  This field contains the integer value of the PLL M value

# Register 38: PLL Frequency 1 (PLLFREQ1), offset 0x164

This register always contains the current Q and N values presented to the system PLL.

The M value is shown in the PLLFREQ0 register. Table 23-10 on page 1197 shows the M, Q, and N values as well as the resulting PLL frequency for the various XTAL configurations.

### PLL Frequency 1 (PLLFREQ1)

Base 0x400F.E000 Offset 0x164 Type RO, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved Q					reserved				N						
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	U	U	U	U	U	U	U	U	U	0	0	U	U	1

Bit/Field	Name	Type	Reset	Description
31:13	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:8	Q	RO	0x0	PLL Q Value This field contains the PLL Q value.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	N	RO	0x1	PLL N Value This field contains the PLL N value.


# Register 39: PLL Status (PLLSTAT), offset 0x168

This register shows the direct status of the PLL lock.

### PLL Status (PLLSTAT)

Base 0x400F.E000 Offset 0x168

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LOCK	RO	0x0	PLL Lock

Value Description

- 1 The PLL powered and locked.
- 0 The PLL is unpowered or is not yet locked.

# Register 40: Device Capabilities 9 (DC9), offset 0x190

This register is predefined by the part and can be used to verify ADC digital comparator features.

Important: The ADC Peripheral Properties (ADCPP) register should be used to determine how many digital comparators are available on the ADC module. However, to support legacy software, this register is available. A read of this register correctly identifies if legacy comparators are present. Software must use the ADCPP register to determine if a comparator that is not supported by the **DCn** registers is present.

### Device Capabilities 9 (DC9)

Base 0x400F.E000 Offset 0x190 Type RO, reset 0x00FF.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	rese	rved I			ı	ADC1DC7	ADC1DC6	ADC1DC5	ADC1DC4	ADC1DC3	ADC1DC2	ADC1DC1	ADC1DC0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	!	rese	rved I			!	ADC0DC7	ADC0DC6	ADC0DC5	ADC0DC4	ADC0DC3	ADC0DC2	ADC0DC1	ADC0DC0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ADC1DC7	RO	0x1	ADC1 DC7 Present When set, indicates that ADC module 1 Digital Comparator 7 is present.
22	ADC1DC6	RO	0x1	ADC1 DC6 Present When set, indicates that ADC module 1 Digital Comparator 6 is present.
21	ADC1DC5	RO	0x1	ADC1 DC5 Present When set, indicates that ADC module 1 Digital Comparator 5 is present.
20	ADC1DC4	RO	0x1	ADC1 DC4 Present When set, indicates that ADC module 1 Digital Comparator 4 is present.
19	ADC1DC3	RO	0x1	ADC1 DC3 Present When set, indicates that ADC module 1 Digital Comparator 3 is present.
18	ADC1DC2	RO	0x1	ADC1 DC2 Present When set, indicates that ADC module 1 Digital Comparator 2 is present.
17	ADC1DC1	RO	0x1	ADC1 DC1 Present When set, indicates that ADC module 1 Digital Comparator 1 is present.
16	ADC1DC0	RO	0x1	ADC1 DC0 Present When set, indicates that ADC module 1 Digital Comparator 0 is present.
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7	ADC0DC7	RO	0x1	ADC0 DC7 Present When set, indicates that ADC module 0 Digital Comparator 7 is present.
6	ADC0DC6	RO	0x1	ADC0 DC6 Present When set, indicates that ADC module 0 Digital Comparator 6 is present.
5	ADC0DC5	RO	0x1	ADC0 DC5 Present When set, indicates that ADC module 0 Digital Comparator 5 is present.
4	ADC0DC4	RO	0x1	ADC0 DC4 Present When set, indicates that ADC module 0 Digital Comparator 4 is present.
3	ADC0DC3	RO	0x1	ADC0 DC3 Present When set, indicates that ADC module 0 Digital Comparator 3 is present.
2	ADC0DC2	RO	0x1	ADC0 DC2 Present When set, indicates that ADC module 0 Digital Comparator 2 is present.
1	ADC0DC1	RO	0x1	ADC0 DC1 Present When set, indicates that ADC module 0 Digital Comparator 1 is present.
0	ADC0DC0	RO	0x1	ADC0 DC0 Present When set, indicates that ADC module 0 Digital Comparator 0 is present.

# Register 41: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0


This register is predefined by the part and can be used to verify features.

Important: The ROM Third-Party Software (ROMTPSW) register should be used to determine the presence of third-party software in the on-chip ROM on this microcontroller. However, to support legacy software, a read of the TPSW bit in this register correctly identifies the presence of legacy third-party software. Software should use the ROMTPSW register for software that is not on legacy devices.

Non-Volatile Memory Information (NVMSTAT)

Base 0x400F.E000 Offset 0x1A0

Type RO, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TPSW	RO	0x0	Third Party Software Present When set, indicates that the ROM contains third party software.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FWB	RO	0x1	32 Word Flash Write Buffer Available

is available.

When set, indicates that the 32 word Flash memory write buffer feature

# Register 42: Watchdog Timer Peripheral Present (PPWD), offset 0x300

The **PPWD** register provides software information regarding the watchdog modules.

Important: This register should be used to determine which watchdog timers are implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of the **DC1** register correctly identifies if a legacy module is present.

#### Watchdog Timer Peripheral Present (PPWD)

Base 0x400F.E000 Offset 0x300 Type RO, reset 0x0000.0003

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	ı			rese	rved •							
Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		·	'	'	' '		rese	rved	' ' !						P1	P0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1								

Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x1	Watchdog Timer 1 Present
				Value Description  1 Watchdog module 1 is present.  0 Watchdog module 1 is not present.
0	P0	RO	0x1	Watchdog Timer 0 Present

- Watchdog module 0 is present. 1
- 0 Watchdog module 0 is not present.

### Register 43: 16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER), offset 0x304


The **PPTIMER** register provides software information regarding the 16/32-bit general-purpose timer modules.

Important: This register should be used to determine which timers are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the DC2 register correctly identifies if a legacy module is present. Software must use this register to determine if a module that is not supported by the DC2 register is present.

#### 16/32-Bit General-Purpose Timer Peripheral Present (PPTIMER)

Base 0x400F.E000

Offset 0x304 Type RO, reset 0x0000.003F



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	RO	0x1	16/32-Bit General-Purpose Timer 5 Present
				Value Description
				1 16/32-bit general-purpose timer module 5 is present.
				0 16/32-bit general-purpose timer module 6 is not present.
4	P4	RO	0x1	16/32-Bit General-Purpose Timer 4 Present
				Value Description
				1 16/32-bit general-purpose timer module 4 is present.
				0 16/32-bit general-purpose timer module 4 is not present.
3	P3	RO	0x1	16/32-Bit General-Purpose Timer 3 Present
				Value Description

1 16/32-bit general-purpose timer module 3 is present.

0 16/32-bit general-purpose timer module 3 is not present.

Bit/Field	Name	Туре	Reset	Description
2	P2	RO	0x1	16/32-Bit General-Purpose Timer 2 Present
				Value Description 1 16/32-bit general-purpose timer module 2 is present. 0 16/32-bit general-purpose timer module 2 is not present.
1	P1	RO	0x1	<ul> <li>16/32-Bit General-Purpose Timer 1 Present</li> <li>Value Description</li> <li>1 16/32-bit general-purpose timer module 1 is present.</li> <li>0 16/32-bit general-purpose timer module 1 is not present.</li> </ul>
0	P0	RO	0x1	<ul> <li>16/32-Bit General-Purpose Timer 0 Present</li> <li>Value Description</li> <li>1 16/32-bit general-purpose timer module 0 is present.</li> <li>0 16/32-bit general-purpose timer module 0 is not present.</li> </ul>

## Register 44: General-Purpose Input/Output Peripheral Present (PPGPIO), offset 0x308

The **PPGPIO** register provides software information regarding the general-purpose input/output modules.

Important: This register should be used to determine which GPIO ports are implemented on this microcontroller. However, to support legacy software, the DC4 register is available. A read of the DC4 register correctly identifies if a legacy module is present. Software must use this register to determine if a module that is not supported by the DC4 register is present.

General-Purpose Input/Output Peripheral Present (PPGPIO)

Base 0x400F.E000

Offset 0x308 Type RO, reset 0x0000.03FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	P14	RO	0x0	GPIO Port Q Present
				Value Description
				1 GPIO Port Q is present.
				0 GPIO Port Q is not present.
13	P13	RO	0x0	GPIO Port P Present
				Value Description
				1 GPIO Port P is present.
				0 GPIO Port P is not present.
12	P12	RO	0x0	GPIO Port N Present
				Value Description
				1 GPIO Port N is present.

0

GPIO Port N is not present.

Bit/Field	Name	Туре	Reset	Description
11	P11	RO	0x0	GPIO Port M Present
				Value Description  1 GPIO Port M is present.  0 GPIO Port M is not present.
10	P10	RO	0x0	GPIO Port L Present
				Value Description  1 GPIO Port L is present.  0 GPIO Port L is not present.
9	P9	RO	0x1	GPIO Port K Present
				Value Description  1 GPIO Port K is present.  0 GPIO Port K is not present.
8	P8	RO	0x1	GPIO Port J Present
				Value Description  GPIO Port J is present.  GPIO Port J is not present.
7	P7	RO	0x1	GPIO Port H Present
				Value Description  1 GPIO Port H is present.  0 GPIO Port H is not present.
6	P6	RO	0x1	GPIO Port G Present
				Value Description  1 GPIO Port G is present.  0 GPIO Port G is not present.
5	P5	RO	0x1	GPIO Port F Present
				Value Description  1 GPIO Port F is present.  0 GPIO Port F is not present.

Bit/Field	Name	Туре	Reset	Description
4	P4	RO	0x1	GPIO Port E Present
				Value Description  GPIO Port E is present.  GPIO Port E is not present.
3	P3	RO	0x1	GPIO Port D Present
				Value Description  1 GPIO Port D is present.  0 GPIO Port D is not present.
2	P2	RO	0x1	GPIO Port C Present
				Value Description  1 GPIO Port C is present.  0 GPIO Port C is not present.
1	P1	RO	0x1	GPIO Port B Present
				Value Description  GPIO Port B is present.  GPIO Port B is not present.
0	P0	RO	0x1	GPIO Port A Present
				Value Description  GPIO Port A is present.  GPIO Port A is not present.

# Register 45: Micro Direct Memory Access Peripheral Present (PPDMA), offset 0x30C


The **PPDMA** register provides software information regarding the µDMA module.

**Important:** This register should be used to determine if the  $\mu$ DMA module is implemented on this microcontroller. However, to support legacy software, the **DC7** register is available. A read of the **DC7** register correctly identifies if the  $\mu$ DMA module is present.

Micro Direct Memory Access Peripheral Present (PPDMA)

Base 0x400F.E000 Offset 0x30C

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	μDMA Module Present

Value Description

1 μDMA module is present.

0  $\mu$ DMA module is not present.


# Register 46: Hibernation Peripheral Present (PPHIB), offset 0x314

The **PPHIB** register provides software information regarding the Hibernation module.

Important: This register should be used to determine if the Hibernation module is implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of the **DC1** register correctly identifies if the Hibernation module is present.

#### Hibernation Peripheral Present (PPHIB)

Base 0x400F.E000 Offset 0x314 Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	Hibernation Module Present

- 1 Hibernation module is present.
- 0 Hibernation module is not present.

## Register 47: Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART), offset 0x318

The **PPUART** register provides software information regarding the UART modules.

**Important:** This register should be used to determine which UART modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the **DC2** register correctly identifies if a legacy UART module is present. Software must use this register to determine if a module that is not supported by the **DC2** register is present.

Universal Asynchronous Receiver/Transmitter Peripheral Present (PPUART)

Base 0x400F.E000

Offset 0x318
Type RO, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	•		•	•	rese	erved		•	'		'		•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	erved	1	1	•	P7	P6	P5	P4	P3	P2	P1	P0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	P7	RO	0x1	UART Module 7 Present
				Value Description
				1 UART module 7 is present.
				0 UART module 7 is not present.
6	P6	RO	0x1	UART Module 6 Present
				Value Description
				1 UART module 6 is present.
				0 UART module 6 is not present.
5	P5	RO	0x1	UART Module 5 Present
				Value Description

UART module 5 is present.

UART module 5 is not present.

1 0

Bit/Field	Name	Туре	Reset	Description
4	P4	RO	0x1	UART Module 4 Present
				Value Description  1 UART module 4 is present.  0 UART module 4 is not present.
3	Р3	RO	0x1	UART Module 3 Present
				Value Description
				1 UART module 3 is present.
				0 UART module 3 is not present.
2	P2	RO	0x1	UART Module 2 Present
				Value Description
				1 UART module 2 is present.
				0 UART module 2 is not present.
1	P1	RO	0x1	UART Module 1 Present
				Value Description
				1 UART module 1 is present.
				0 UART module 1 is not present.
0	P0	RO	0x1	UART Module 0 Present
				Value Description
				1 UART module 0 is present.
				0 UART module 0 is not present.

## Register 48: Synchronous Serial Interface Peripheral Present (PPSSI), offset 0x31C


The **PPSSI** register provides software information regarding the SSI modules.

Important: This register should be used to determine which SSI modules are implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the DC2 register correctly identifies if a legacy SSI module is present. Software must use this register to determine if a module that is not supported by the DC2 register is present.

Synchronous Serial Interface Peripheral Present (PPSSI)

Base 0x400F.E000

Offset 0x31C Type RO, reset 0x0000.000F



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	Р3	RO	0x1	SSI Module 3 Present
				Value Description  1 SSI module 3 is present.  0 SSI module 3 is not present.
				, , , , , , , , , , , , , , , , , , ,
2	P2	RO	0x1	SSI Module 2 Present
				Value Description
				1 SSI module 2 is present.
				0 SSI module 2 is not present.
1	P1	RO	0x1	SSI Module 1 Present
				Value Description

1

0

SSI module 1 is present.

SSI module 1 is not present.

Bit/Field	Name	Type	Reset	Description
0	P0	RO	0x1	SSI Module 0 Present
				Value Description
				1 SSI module 0 is present.
				0 SSI module 0 is not present.

### Register 49: Inter-Integrated Circuit Peripheral Present (PPI2C), offset 0x320


The **PPI2C** register provides software information regarding the I<sup>2</sup>C modules.

**Important:** This register should be used to determine which I<sup>2</sup>C modules are implemented on this microcontroller. However, to support legacy software, the **DC2** register is available. A read of the **DC2** register correctly identifies if a legacy I<sup>2</sup>C module is present. Software must use this register to determine if a module that is not supported by the **DC2** register is present.

Inter-Integrated Circuit Peripheral Present (PPI2C)

Base 0x400F.E000 Offset 0x320

Type RO, reset 0x0000.003F



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	RO	0x1	I <sup>2</sup> C Module 5 Present
				Value Description
				1 I <sup>2</sup> C module 5 is present.
				0 I <sup>2</sup> C module 5 is not present.
4	P4	RO	0x1	I <sup>2</sup> C Module 4 Present
				Value Description
				1 I <sup>2</sup> C module 4 is present.
				0 I <sup>2</sup> C module 4 is not present.
3	P3	RO	0x1	I <sup>2</sup> C Module 3 Present
				Value Description
				1 I <sup>2</sup> C module 3 is present.

0

I<sup>2</sup>C module 3 is not present.

Bit/Field	Name	Type	Reset	Description
2	P2	RO	0x1	I <sup>2</sup> C Module 2 Present
				Value Description  1 I <sup>2</sup> C module 2 is present.  0 I <sup>2</sup> C module 2 is not present.
1	P1	RO	0x1	I <sup>2</sup> C Module 1 Present
				Value Description  1 I <sup>2</sup> C module 1 is present.  0 I <sup>2</sup> C module 1 is not present.
0	P0	RO	0x1	I <sup>2</sup> C Module 0 Present
				Value Description
				1 I <sup>2</sup> C module 0 is present.
				0 I <sup>2</sup> C module 0 is not present.


# Register 50: Universal Serial Bus Peripheral Present (PPUSB), offset 0x328

The **PPUSB** register provides software information regarding the USB module.

Important: This register should be used to determine if the USB module is implemented on this microcontroller. However, to support legacy software, the DC6 register is available. A read of the DC6 register correctly identifies if the USB module is present.

Universal Serial Bus Peripheral Present (PPUSB)

Base 0x400F.E000 Offset 0x328 Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	USB Module Present

- 1 USB module is present.
- USB module is not present. 0

## Register 51: Controller Area Network Peripheral Present (PPCAN), offset 0x334

The **PPCAN** register provides software information regarding the CAN modules.

Important: This register should be used to determine which CAN modules are implemented on this microcontroller. However, to support legacy software, the **DC1** register is available. A read of the **DC1** register correctly identifies if a legacy CAN module is present.

Controller Area Network Peripheral Present (PPCAN)

Base 0x400F.E000 Offset 0x334 Type RO, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	•				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved											P1	P0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x0	CAN Module 1 Present
				Value Description
				1 CAN module 1 is present.
				0 CAN module 1 is not present.
0	P0	RO	0x1	CAN Module 0 Present
				Value Description

Value Description

CAN module 0 is present.

0 CAN module 0 is not present.

# Register 52: Analog-to-Digital Converter Peripheral Present (PPADC), offset 0x338


The **PPADC** register provides software information regarding the ADC modules.

**Important:** This register should be used to determine which ADC modules are implemented on this microcontroller. However, to support legacy software, the **DC1** register is available. A read of the **DC1** register correctly identifies if a legacy ADC module is present.

Analog-to-Digital Converter Peripheral Present (PPADC)

Base 0x400F.E000 Offset 0x338

Type RO, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x1	ADC Module 1 Present
				Value Description  1 ADC module 1 is present.
				0 ADC module 1 is not present.
0	P0	RO	0x1	ADC Module 0 Present

Value Description

1 ADC module 0 is present.

0 ADC module 0 is not present.

### Register 53: Analog Comparator Peripheral Present (PPACMP), offset 0x33C


The **PPACMP** register provides software information regarding the analog comparator module.

Important: This register should be used to determine if the analog comparator module is implemented on this microcontroller. However, to support legacy software, the DC2 register is available. A read of the DC2 register correctly identifies if the analog comparator module is present.

Note that the **Analog Comparator Peripheral Properties (ACMPPP)** register indicates how many analog comparator blocks are included in the module.

#### Analog Comparator Peripheral Present (PPACMP)

Base 0x400F.E000 Offset 0x33C Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	Analog Comparator Module Present

- 1 Analog comparator module is present.
- O Analog comparator module is not present.


### Register 54: Pulse Width Modulator Peripheral Present (PPPWM), offset 0x340

The PPPWM register provides software information regarding the PWM modules.

**Important:** This register should be used to determine which PWM modules are implemented on this microcontroller. However, to support legacy software, the DC1 register is available. A read of the **DC1** register correctly identifies if the legacy PWM module is present. Software must use this register to determine if a module that is not supported by the DC1 register is present.

Pulse Width Modulator Peripheral Present (PPPWM)

Base 0x400F.E000 Offset 0x340 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x0	PWM Module 1 Present  Value Description  1 PWM module 1 is present.  0 PWM module 1 is not present.
0	Р0	RO	0x0	PWM Module 0 Present

- 1 PWM module 0 is present.
- 0 PWM module 0 is not present.

# Register 55: Quadrature Encoder Interface Peripheral Present (PPQEI), offset 0x344


The **PPQEI** register provides software information regarding the QEI modules.

**Important:** This register should be used to determine which QEI modules are implemented on this microcontroller. However, to support legacy software, the **DC2** register is available. A read of the **DC2** register correctly identifies if a legacy QEI module is present.

Quadrature Encoder Interface Peripheral Present (PPQEI)

Base 0x400F.E000 Offset 0x344

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	RO	0x0	QEI Module 1 Present
				Value Description
				1 QEI module 1 is present.
				0 QEI module 1 is not present.
0	P0	RO	0x0	QEI Module 0 Present

- 1 QEI module 0 is present.
- 0 QEI module 0 is not present.


### Register 56: EEPROM Peripheral Present (PPEEPROM), offset 0x358

The **PPEEPROM** register provides software information regarding the EEPROM module.

### EEPROM Peripheral Present (PPEEPROM)

Base 0x400F.E000 Offset 0x358

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	RO	0x1	EEPROM Module Present

- EEPROM module is present. 1
- 0 EEPROM module is not present.

# Register 57: 32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER), offset 0x35C

The **PPWTIMER** register provides software information regarding the 32/64-bit wide general-purpose timer modules.

32/64-Bit Wide General-Purpose Timer Peripheral Present (PPWTIMER)

Base 0x400F.E000

Offset 0x35C

Type RO, reset 0x0000.003F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•		•	' '	rese	rved		•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reset																
ſ	15	14	13	12	11	10	9	8	7	6	5 P5	4 P4	3 P3	2 P2	1 P1	0 P0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
В	sit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:6		reser	ved	R	.0	0				rely on ti ure prodi					
											ead-mod				eu bit si	iouiu be
	5		P5	5	R	.0	0x1	32/6	64-Bit Wi	de Gene	eral-Purp	ose Time	er 5 Pres	sent		
								Val	ue Desc	ription						
								1	32/6	4-bit wid	e genera	ıl-purpos	e timer r	nodule 5	is prese	ent.
								0	32/6	4-bit wid	e genera	ıl-purpos	e timer r	module 5	is not p	resent.
	4		P4	ļ	R	0	0x1	32/6	64-Bit Wi	de Gene	eral-Purp	ose Time	er 4 Pres	sent		
								\/al	ue Desc	rintion						
								1		•	e genera	ıl-purpos	e timer r	nodule 4	is prese	ent.
								0			e genera				•	
											Ū				·	
	3		P3	3	R	0	0x1	32/6	64-Bit Wi	de Gene	eral-Purp	ose Time	er 3 Pres	sent		
								Val	ue Desc	ription						
								1	32/6	4-bit wid	e genera	ıl-purpos	e timer r	nodule 3	is prese	ent.
								0	32/6	4-bit wid	e genera	ıl-purpos	e timer r	module 3	s is not p	resent.
	2		P2	2	R	0	0x1	32/6	64-Bit Wi	de Gene	eral-Purp	ose Time	er 2 Pres	sent		
								Val	ue Desc	cription						
								1			e genera	ıl-purpos	e timer r	nodule 2	is prese	ent.
								0			e genera					
											-					

Bit/Field	Name	Type	Reset	Description
1	P1	RO	0x1	32/64-Bit Wide General-Purpose Timer 1 Present
				Value Description
				1 32/64-bit wide general-purpose timer module 1 is present.
				0 32/64-bit wide general-purpose timer module 1 is not present.
0	P0	RO	0x1	32/64-Bit Wide General-Purpose Timer 0 Present
				Value Description
				1 32/64-bit wide general-purpose timer module 0 is present.
				0 32/64-bit wide general-purpose timer module 0 is not present.

## Register 58: Watchdog Timer Software Reset (SRWD), offset 0x500

The **SRWD** register provides software the capability to reset the available watchdog modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:


- Software sets a bit (or bits) in the SRWD register. While the SRWD bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRWD** bit.

There may be latency from the clearing of the **SRWD** bit to when the peripheral is ready for use. Software can check the corresponding **PRWD** bit to be sure.

Important: This register should be used to reset the watchdog modules. To support legacy software, the SRCR0 register is available. Setting a bit in the SRCR0 register also resets the corresponding module. Any bits that are changed by writing to the SRCR0 register can be read back correctly when reading the SRCR0 register. If software uses this register to reset a legacy peripheral (such as Watchdog 1), the write causes proper operation, but the value of that bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

#### Watchdog Timer Software Reset (SRWD)

Base 0x400F.E000 Offset 0x500 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	Watchdog Timer 1 Software Reset

- 1 Watchdog module 1 is reset.
- 0 Watchdog module 1 is not reset.

Bit/Field	Name	Туре	Reset	Description
0	R0	R/W	0	Watchdog Timer 0 Software Reset
				Value Description
				1 Watchdog module 0 is reset.
				0 Watchdog module 0 is not reset.

# Register 59: 16/32-Bit General-Purpose Timer Software Reset (SRTIMER), offset 0x504

The **SRTIMER** register provides software the capability to reset the available 16/32-bit timer modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the timer modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:


- 1. Software sets a bit (or bits) in the **SRTIMER** register. While the **SRTIMER** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRTIMER** bit.

There may be latency from the clearing of the **SRTIMER** bit to when the peripheral is ready for use. Software can check the corresponding **PRTIMER** bit to be sure.

Important: This register should be used to reset the timer modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as Timer 1), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### 16/32-Bit General-Purpose Timer Software Reset (SRTIMER)

Base 0x400F.E000 Offset 0x504 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	16/32-Bit General-Purpose Timer 5 Software Reset

- 1 16/32-bit general-purpose timer module 5 is reset.
- 0 16/32-bit general-purpose timer module 5 is not reset.

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	16/32-Bit General-Purpose Timer 4 Software Reset
				Value Description 1 16/32-bit general-purpose timer module 4 is reset. 0 16/32-bit general-purpose timer module 4 is not reset.
3	R3	R/W	0	16/32-Bit General-Purpose Timer 3 Software Reset
				Value Description
				1 16/32-bit general-purpose timer module 3 is reset.
				0 16/32-bit general-purpose timer module 3 is not reset.
2	R2	R/W	0	16/32-Bit General-Purpose Timer 2 Software Reset
				Value Description
				1 16/32-bit general-purpose timer module 2 is reset.
				0 16/32-bit general-purpose timer module 2 is not reset.
1	R1	R/W	0	16/32-Bit General-Purpose Timer 1 Software Reset
				Value Description
				1 16/32-bit general-purpose timer module 1 is reset.
				0 16/32-bit general-purpose timer module 1 is not reset.
0	R0	R/W	0	16/32-Bit General-Purpose Timer 0 Software Reset
				Value Description
				1 16/32-bit general-purpose timer module 0 is reset.
				0 16/32-bit general-purpose timer module 0 is not reset.

# Register 60: General-Purpose Input/Output Software Reset (SRGPIO), offset 0x508

The **SRGPIO** register provides software the capability to reset the available GPIO modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the GPIO modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRGPIO** register. While the **SRGPIO** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRGPIO** bit.

There may be latency from the clearing of the **SRGPIO** bit to when the peripheral is ready for use. Software can check the corresponding **PRGPIO** bit to be sure.


Important: This register should be used to reset the GPIO modules. To support legacy software, the SRCR2 register is available. Setting a bit in the SRCR2 register also resets the corresponding module. Any bits that are changed by writing to the SRCR2 register can be read back correctly when reading the SRCR2 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the SRCR2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Software Reset (SRGPIO)

Base 0x400F.E000 Offset 0x508

Dit/Eiold

Type R/W, reset 0x0000.0000



Dil/Fielu	Ivallie	Type	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	R14	R/W	0	GPIO Port Q Software Reset

- 1 GPIO Port Q is reset.
- 0 GPIO Port Q is not reset.

Bit/Field	Name	Туре	Reset	Description
13	R13	R/W	0	GPIO Port P Software Reset
				Value Description  1 GPIO Port P is reset.
				0 GPIO Port P is not reset.
12	R12	R/W	0	GPIO Port N Software Reset
				Value Description
				1 GPIO Port N is reset.
				0 GPIO Port N is not reset.
11	R11	R/W	0	GPIO Port M Software Reset
				Value Description
				1 GPIO Port M is reset.
				0 GPIO Port M is not reset.
10	R10	R/W	0	GPIO Port L Software Reset
				Value Description
				1 GPIO Port L is reset.
				0 GPIO Port L is not reset.
9	R9	R/W	0	GPIO Port K Software Reset
				Value Description
				1 GPIO Port K is reset.
				0 GPIO Port K is not reset.
8	R8	R/W	0	GPIO Port J Software Reset
				Value Description
				1 GPIO Port J is reset.
				0 GPIO Port J is not reset.
7	R7	R/W	0	GPIO Port H Software Reset
				Value Description
				1 GPIO Port H is reset.
				0 GPIO Port H is not reset.

Bit/Field	Name	Туре	Reset	Description
6	R6	R/W	0	GPIO Port G Software Reset
				Value Description  1 GPIO Port G is reset.  0 GPIO Port G is not reset.
5	R5	R/W	0	GPIO Port F Software Reset
				Value Description
				1 GPIO Port F is reset.
				0 GPIO Port F is not reset.
4	R4	R/W	0	GPIO Port E Software Reset
				Value Description
				1 GPIO Port E is reset.
				0 GPIO Port E is not reset.
3	R3	R/W	0	GPIO Port D Software Reset
				Value Description
				1 GPIO Port D is reset.
				0 GPIO Port D is not reset.
2	R2	R/W	0	GPIO Port C Software Reset
				Value Description
				1 GPIO Port C is reset.
				0 GPIO Port C is not reset.
1	R1	R/W	0	GPIO Port B Software Reset
				Value Description
				1 GPIO Port B is reset.
				0 GPIO Port B is not reset.
0	R0	R/W	0	GPIO Port A Software Reset
				Value Description
				1 GPIO Port A is reset.
				0 GPIO Port A is not reset.

# Register 61: Micro Direct Memory Access Software Reset (SRDMA), offset 0x50C

The **SRDMA** register provides software the capability to reset the available  $\mu$ DMA module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the  $\mu$ DMA module and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRDMA** register. While the **SRDMA** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRDMA** bit.


There may be latency from the clearing of the **SRDMA** bit to when the peripheral is ready for use. Software can check the corresponding **PRDMA** bit to be sure.

Important: This register should be used to reset the μDMA module. To support legacy software, the SRCR2 register is available. Setting the UDMA bit in the SRCR2 register also resets the μDMA module. If the UDMA bit is set by writing to the SRCR2 register, it can be read back correctly when reading the SRCR2 register. If software uses this register to reset the μDMA module, the write causes proper operation, but the value of the UDMA bit is not reflected in the SRCR2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

#### Micro Direct Memory Access Software Reset (SRDMA)

Base 0x400F.E000 Offset 0x50C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
Ω	RΩ	R/M	0	uDMA Module Software Reset

- 1 μDMA module is reset.
- 0 µDMA module is not reset.

# Register 62: Hibernation Software Reset (SRHIB), offset 0x514

The **SRHIB** register provides software the capability to reset the available Hibernation module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the Hibernation module and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRHIB register. While the SRHIB bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRHIB** bit.


There may be latency from the clearing of the **SRHIB** bit to when the peripheral is ready for use. Software can check the corresponding **PRHIB** bit to be sure.

Important: This register should be used to reset the Hibernation module. To support legacy software, the SRCR0 register is available. Setting the HIB bit in the SRCR0 register also resets the Hibernation module. If the HIB bit is set by writing to the SRCR0 register, it can be read back correctly when reading the SRCR0 register. If software uses this register to reset the Hibernation module, the write causes proper operation, but the value of the HIB bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Hibernation Software Reset (SRHIB)

Base 0x400F.E000 Offset 0x514

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Hibernation Module Software Reset

- Hibernation module is reset.
- 0 Hibernation module is not reset.

# Register 63: Universal Asynchronous Receiver/Transmitter Software Reset (SRUART), offset 0x518

The **SRUART** register provides software the capability to reset the available UART modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the UART modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:


- 1. Software sets a bit (or bits) in the **SRUART** register. While the **SRUART** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRUART bit.

There may be latency from the clearing of the **SRUART** bit to when the peripheral is ready for use. Software can check the corresponding **PRUART** bit to be sure.

Important: This register should be used to reset the UART modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Software Reset (SRUART)

Base 0x400F.E000 Offset 0x518 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	R7	R/W	0	UART Module 7 Software Reset

- 1 UART module 7 is reset.
- 0 UART module 7 is not reset.

Bit/Field	Name	Туре	Reset	Description
6	R6	R/W	0	UART Module 6 Software Reset
				Value Description
				1 UART module 6 is reset.
				0 UART module 6 is not reset.
5	R5	R/W	0	UART Module 5 Software Reset
				Value Description
				1 UART module 5 is reset.
				0 UART module 5 is not reset.
4	R4	R/W	0	UART Module 4 Software Reset
				Value Description
				1 UART module 4 is reset.
				0 UART module 4 is not reset.
3	R3	R/W	0	UART Module 3 Software Reset
				Value Description
				1 UART module 3 is reset.
				0 UART module 3 is not reset.
2	R2	R/W	0	UART Module 2 Software Reset
				Value Description
				1 UART module 2 is reset.
				0 UART module 2 is not reset.
1	R1	R/W	0	UART Module 1 Software Reset
				Value Description
				1 UART module 1 is reset.
				0 UART module 1 is not reset.
0	R0	R/W	0	UART Module 0 Software Reset
				Value Description
				1 UART module 0 is reset.
				0 UART module 0 is not reset.

# Register 64: Synchronous Serial Interface Software Reset (SRSSI), offset 0x51C

The **SRSSI** register provides software the capability to reset the available SSI modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the SSI modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:


- 1. Software sets a bit (or bits) in the **SRSSI** register. While the **SRSSI** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRSSI bit.

There may be latency from the clearing of the **SRSSI** bit to when the peripheral is ready for use. Software can check the corresponding **PRSSI** bit to be sure.

Important: This register should be used to reset the SSI modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Synchronous Serial Interface Software Reset (SRSSI)

Base 0x400F.E000 Offset 0x51C Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	R3	R/W	0	SSI Module 3 Software Reset

- 1 SSI module 3 is reset.
- 0 SSI module 3 is not reset.

Bit/Field	Name	Type	Reset	Description
2	R2	R/W	0	SSI Module 2 Software Reset
				Value Description  1 SSI module 2 is reset.  0 SSI module 2 is not reset.
1	R1	R/W	0	SSI Module 1 Software Reset
				Value Description  1 SSI module 1 is reset.  0 SSI module 1 is not reset.
0	R0	R/W	0	SSI Module 0 Software Reset
				Value Description
				1 SSI module 0 is reset.
				0 SSI module 0 is not reset.

### Register 65: Inter-Integrated Circuit Software Reset (SRI2C), offset 0x520

The **SRI2C** register provides software the capability to reset the available I<sup>2</sup>C modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the I<sup>2</sup>C modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRI2C register. While the SRI2C bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRI2C bit.

There may be latency from the clearing of the **SRI2C** bit to when the peripheral is ready for use. Software can check the corresponding **PRI2C** bit to be sure.

Important: This register should be used to reset the I<sup>2</sup>C modules. To support legacy software, the SRCR1 register is available. Setting a bit in the SRCR1 register also resets the corresponding module. Any bits that are changed by writing to the SRCR1 register can be read back correctly when reading the SRCR1 register. Software must use this register to reset modules that are not present in the legacy registers. If software uses this register to reset a legacy peripheral (such as I2C0), the write causes proper operation, but the value of that bit is not reflected in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Inter-Integrated Circuit Software Reset (SRI2C)

Base 0x400F.E000 Offset 0x520

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'		_				rese	rved							
Type	RO	RO	RO	RO	RO	RO										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			rese	rved					R5	R4	R3	R2	R1	R0
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0									

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	I <sup>2</sup> C Module 5 Software Reset

- 1 I<sup>2</sup>C module 5 is reset.
- 0 I<sup>2</sup>C module 5 is not reset

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	I <sup>2</sup> C Module 4 Software Reset
				Value Description  1 I <sup>2</sup> C module 4 is reset.  0 I <sup>2</sup> C module 4 is not reset.
3	R3	R/W	0	I <sup>2</sup> C Module 3 Software Reset
				Value Description
				1 I <sup>2</sup> C module 3 is reset.
				0 I <sup>2</sup> C module 3 is not reset.
2	R2	R/W	0	I <sup>2</sup> C Module 2 Software Reset
				Value Description
				1 I <sup>2</sup> C module 2 is reset.
				0 I <sup>2</sup> C module 2 is not reset.
1	R1	R/W	0	I <sup>2</sup> C Module 1 Software Reset
				Value Description
				1 I <sup>2</sup> C module 1 is reset.
				0 I <sup>2</sup> C module 1 is not reset.
0	R0	R/W	0	I <sup>2</sup> C Module 0 Software Reset
				Value Description
				1 I <sup>2</sup> C module 0 is reset.
				0 I <sup>2</sup> C module 0 is not reset.

### Register 66: Universal Serial Bus Software Reset (SRUSB), offset 0x528

The **SRUSB** register provides software the capability to reset the available USB module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the USB module and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRUSB register. While the SRUSB bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRUSB bit.


There may be latency from the clearing of the **SRUSB** bit to when the peripheral is ready for use. Software can check the corresponding **PRUSB** bit to be sure.

Important: This register should be used to reset the USB module. To support legacy software, the SRCR2 register is available. Setting the USB0 bit in the SRCR2 register also resets the USB module. If the USB0 bit is set by writing to the SRCR2 register, it can be read back correctly when reading the SRCR2 register. If software uses this register to reset the USB module, the write causes proper operation, but the value of the USB0 bit is not reflected in the SRCR2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Universal Serial Bus Software Reset (SRUSB)

Base 0x400F.E000 Offset 0x528

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	USB Module Software Reset

- 1 USB module is reset.
- 0 USB module is not reset.

### Register 67: Controller Area Network Software Reset (SRCAN), offset 0x534

The **SRCAN** register provides software the capability to reset the available CAN modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the CAN modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRCAN register. While the SRCAN bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRCAN bit.


There may be latency from the clearing of the **SRCAN** bit to when the peripheral is ready for use. Software can check the corresponding **PRCAN** bit to be sure.

Important: This register should be used to reset the CAN modules. To support legacy software, the SRCR0 register is available. Setting a bit in the SRCR0 register also resets the corresponding module. Any bits that are changed by writing to the SRCR0 register can be read back correctly when reading the SRCR0 register. If software uses this register to reset a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Controller Area Network Software Reset (SRCAN)

Base 0x400F.E000 Offset 0x534

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	CAN Module 1 Software Reset

- 1 CAN module 1 is reset.
- 0 CAN module 1 is not reset.

Bit/Field	Name	Туре	Reset	Description				
0	R0	R/W	0	CAN Module 0 Software Reset				
				Value Description  1 CAN module 0 is reset.  0 CAN module 0 is not reset.				

### Register 68: Analog-to-Digital Converter Software Reset (SRADC), offset 0x538

The **SRADC** register provides software the capability to reset the available ADC modules. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the ADC modules and has the same bit polarity as the corresponding **SRCRn** bits.

A peripheral is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRADC register. While the SRADC bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the SRADC bit.


There may be latency from the clearing of the **SRADC** bit to when the peripheral is ready for use. Software can check the corresponding **PRADC** bit to be sure.

Important: This register should be used to reset the ADC modules. To support legacy software, the SRCR0 register is available. Setting a bit in the SRCR0 register also resets the corresponding module. Any bits that are changed by writing to the SRCR0 register can be read back correctly when reading the SRCR0 register. If software uses this register to reset a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the SRCR0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Analog-to-Digital Converter Software Reset (SRADC)

Base 0x400F.E000 Offset 0x538

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	ADC Module 1 Software Reset

- 1 ADC module 1 is reset.
- 0 ADC module 1 is not reset.

Bit/Field	Name	Туре	Reset	Description
0	R0	R/W	0	ADC Module 0 Software Reset
				Value Description  1 ADC module 0 is reset.  0 ADC module 0 is not reset.

### Register 69: Analog Comparator Software Reset (SRACMP), offset 0x53C

The **SRACMP** register provides software the capability to reset the available analog comparator module. This register provides the same capability as the legacy **Software Reset Control n SRCRn** registers specifically for the analog comparator module and has the same bit polarity as the corresponding **SRCRn** bits.

A block is reset by software using a simple two-step process:

- Software sets a bit (or bits) in the SRACMP register. While the SRACMP bit is 1, the module
  is held in reset.
- 2. Software completes the reset process by clearing the **SRACMP** bit.


There may be latency from the clearing of the **SRACMP** bit to when the module is ready for use. Software can check the corresponding **PRACMP** bit to be sure.

Important: This register should be used to reset the analog comparator module. To support legacy software, the SRCR1 register is available. Setting any of the COMPn bits in the SRCR0 register also resets the analog comparator module. If any of the COMPn bits are set by writing to the SRCR1 register, it can be read back correctly when reading the SRCR0 register. If software uses this register to reset the analog comparator module, the write causes proper operation, but the value of R0 is not reflected by the COMPn bits in the SRCR1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Analog Comparator Software Reset (SRACMP)

Base 0x400F.E000 Offset 0x53C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Analog Comparator Module 0 Software Reset

- 1 Analog comparator module is reset.
- 0 Analog comparator module is not reset.

### Register 70: EEPROM Software Reset (SREEPROM), offset 0x558

The **SREEPROM** register provides software the capability to reset the available EEPROM module.

A peripheral is reset by software using a simple two-step process:


- 1. Software sets a bit (or bits) in the **SREEPROM** register. While the **SREEPROM** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SREEPROM** bit.

There may be latency from the clearing of the **SREEPROM** bit to when the peripheral is ready for use. Software can check the corresponding **PREEPROM** bit to be sure.

### EEPROM Software Reset (SREEPROM)

Base 0x400F.E000 Offset 0x558

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	FEPROM Module Software Reset

- 1 EEPROM module is reset.
- 0 EEPROM module is not reset.

# Register 71: 32/64-Bit Wide General-Purpose Timer Software Reset (SRWTIMER), offset 0x55C

The **SRWTIMER** register provides software the capability to reset the available 32/64-bit wide timer modules.

A peripheral is reset by software using a simple two-step process:

- 1. Software sets a bit (or bits) in the **SRWTIMER** register. While the **SRWTIMER** bit is 1, the peripheral is held in reset.
- 2. Software completes the reset process by clearing the **SRWTIMER** bit.

There may be latency from the clearing of the **SRWTIMER** bit to when the peripheral is ready for use. Software can check the corresponding **PRWTIMER** bit to be sure.

32/64-Bit Wide General-Purpose Timer Software Reset (SRWTIMER)

Base 0x400F.E000 Offset 0x55C

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	•				rese	rved		1					
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	'	rese	rved		'			R5	R4	R3	R2	R1	R0
Type	RO	R/W	R/W	R/W	R/W	R/W	R/W									
Reset	0	U	U	U	U	0	0	U	0	0	0	0	0	0	U	0

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 5 is reset.
				0 32/64-bit wide general-purpose timer module 5 is not reset.
4	R4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 4 is reset.
				0 32/64-bit wide general-purpose timer module 4 is not reset.
3	R3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 3 is reset.

0

32/64-bit wide general-purpose timer module 3 is not reset.

Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 2 is reset.
				0 32/64-bit wide general-purpose timer module 2 is not reset.
1	R1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 1 is reset.
				0 32/64-bit wide general-purpose timer module 1 is not reset.
0	R0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Software Reset
				Value Description
				1 32/64-bit wide general-purpose timer module 0 is reset.
				0 32/64-bit wide general-purpose timer module 0 is not reset.

# Register 72: Watchdog Timer Run Mode Clock Gating Control (RCGCWD), offset 0x600


The **RCGCWD** register provides software the capability to enable and disable watchdog modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the watchdog modules. To support legacy software, the RCGC0 register is available. A write to the RCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC0 register can be read back correctly with a read of the RCGC0 register. If software uses this register to write a legacy peripheral (such as Watchdog 0), the write causes proper operation, but the value of that bit is not reflected in the RCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Watchdog Timer Run Mode Clock Gating Control (RCGCWD)

Base 0x400F.E000 Offset 0x600

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	Watchdog Timer 1 Run Mode Clock Gating Control  Value Description  Enable and provide a clock to Watchdog module 1 in Run mode.  Watchdog module 1 is disabled.
0	R0	R/W	0	Watchdog Timer 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to Watchdog module 0 in Run mode.
- 0 Watchdog module 0 is disabled.


# Register 73: 16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (RCGCTIMER), offset 0x604

The **RCGCTIMER** register provides software the capability to enable and disable 16/32-bit timer modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the timer modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

#### 16/32-Bit General-Purpose Timer Run Mode Clock Gating Control (RCGCTIMER)

Base 0x400F.E000 Offset 0x604 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	16/32-Bit General-Purpose Timer 5 Run Mode Clock Gating Control

- 1 Enable and provide a clock to 16/32-bit general-purpose timer module 5 in Run mode.
- 0 16/32-bit general-purpose timer module 5 is disabled.

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	16/32-Bit General-Purpose Timer 4 Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 4 in Run mode.
				0 16/32-bit general-purpose timer module 4 is disabled.
3	R3	R/W	0	16/32-Bit General-Purpose Timer 3 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 3 in Run mode.
				0 16/32-bit general-purpose timer module 3 is disabled.
2	R2	R/W	0	16/32-Bit General-Purpose Timer 2 Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 2 in Run mode.
				0 16/32-bit general-purpose timer module 2 is disabled.
1	R1	R/W	0	16/32-Bit General-Purpose Timer 1 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 1 in Run mode.
				0 16/32-bit general-purpose timer module 1 is disabled.
0	R0	R/W	0	16/32-Bit General-Purpose Timer 0 Run Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 0 in Run mode.
				0 16/32-bit general-purpose timer module 0 is disabled.

# Register 74: General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO), offset 0x608


The **RCGCGPIO** register provides software the capability to enable and disable GPIO modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the GPIO modules. To support legacy software, the RCGC2 register is available. A write to the RCGC2 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC2 register can be read back correctly with a read of the RCGC2 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the RCGC2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO)

Base 0x400F.E000 Offset 0x608

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	R14	R/W	0	GPIO Port Q Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port Q in Run mode.  0 GPIO Port Q is disabled.
13	R13	R/W	0	GPIO Port P Run Mode Clock Gating Control

- 1 Enable and provide a clock to GPIO Port P in Run mode.
- 0 GPIO Port P is disabled.

Bit/Field	Name	Туре	Reset	Description
12	R12	R/W	0	GPIO Port N Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port N in Run mode.
				0 GPIO Port N is disabled.
11	R11	R/W	0	GPIO Port M Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port M in Run mode.
				0 GPIO Port M is disabled.
10	R10	R/W	0	GPIO Port L Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port L in Run mode.
				0 GPIO Port L is disabled.
9	R9	R/W	0	GPIO Port K Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port K in Run mode.
				0 GPIO Port K is disabled.
8	R8	R/W	0	GPIO Port J Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port J in Run mode.
				0 GPIO Port J is disabled.
7	R7	R/W	0	GPIO Port H Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port H in Run mode.
				0 GPIO Port H is disabled.
6	R6	R/W	0	GPIO Port G Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port G in Run mode.
				0 GPIO Port G is disabled.

Bit/Field	Name	Туре	Reset	Description
5	R5	R/W	0	GPIO Port F Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port F in Run mode.  0 GPIO Port F is disabled.
4	R4	R/W	0	GPIO Port E Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port E in Run mode.  0 GPIO Port E is disabled.
3	R3	R/W	0	GPIO Port D Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port D in Run mode.  0 GPIO Port D is disabled.
2	R2	R/W	0	GPIO Port C Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port C in Run mode.  0 GPIO Port C is disabled.
1	R1	R/W	0	GPIO Port B Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port B in Run mode.  0 GPIO Port B is disabled.
0	R0	R/W	0	GPIO Port A Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port A in Run mode.  0 GPIO Port A is disabled.

# Register 75: Micro Direct Memory Access Run Mode Clock Gating Control (RCGCDMA), offset 0x60C

The **RCGCDMA** register provides software the capability to enable and disable the µDMA module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.


Important: This register should be used to control the clocking for the μDMA module. To support legacy software, the RCGC2 register is available. A write to the UDMA bit in the RCGC2 register also writes the R0 bit in this register. If the UDMA bit is changed by writing to the RCGC2 register, it can be read back correctly with a read of the RCGC2 register. If software uses this register to control the clock for the μDMA module, the write causes proper operation, but the UDMA bit in the RCGC2 register does not reflect the value of the R0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Micro Direct Memory Access Run Mode Clock Gating Control (RCGCDMA)

Base 0x400F.E000 Offset 0x60C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RO	R/M	0	uDMA Module Run Mode Clock Gating Control

- 1 Enable and provide a clock to the  $\mu$ DMA module in Run mode.
- 0 μDMA module is disabled.

# Register 76: Hibernation Run Mode Clock Gating Control (RCGCHIB), offset 0x614


The **RCGCHIB** register provides software the capability to enable and disable the Hibernation module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the Hibernation module. To support legacy software, the RCGC0 register is available. A write to the HIB bit in the RCGC0 register also writes the R0 bit in this register. If the HIB bit is changed by writing to the RCGC0 register, it can be read back correctly with a read of the RCGC0 register. If software uses this register to control the clock for the Hibernation module, the write causes proper operation, but the HIB bit in the RCGC0 register does not reflect the value of the R0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Hibernation Run Mode Clock Gating Control (RCGCHIB)

Base 0x400F.E000 Offset 0x614

Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RΩ	R/W	1	Hibernation Module Run Mode Clock Gating Control

- Enable and provide a clock to the Hibernation module in Run mode.
- 0 Hibernation module is disabled.

# Register 77: Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (RCGCUART), offset 0x618


The **RCGCUART** register provides software the capability to enable and disable the UART modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the UART modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control (RCGCUART)

Base 0x400F.E000 Offset 0x618

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	R7	R/W	0	UART Module 7 Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 7 in Run mode.  0 UART module 7 is disabled.
6	R6	R/W	0	UART Module 6 Run Mode Clock Gating Control

- 1 Enable and provide a clock to UART module 6 in Run mode.
- 0 UART module 6 is disabled.



Bit/Field	Name	Type	Reset	Description
5	R5	R/W	0	UART Module 5 Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 5 in Run mode.  0 UART module 5 is disabled.
4	R4	R/W	0	UART Module 4 Run Mode Clock Gating Control
				Value Description  Enable and provide a clock to UART module 4 in Run mode.  UART module 4 is disabled.
3	R3	R/W	0	UART Module 3 Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 3 in Run mode.  0 UART module 3 is disabled.
2	R2	R/W	0	UART Module 2 Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 2 in Run mode.  0 UART module 2 is disabled.
1	R1	R/W	0	UART Module 1 Run Mode Clock Gating Control  Value Description  1 Enable and provide a clock to UART module 1 in Run mode.
				0 UART module 1 is disabled.
0	R0	R/W	0	UART Module 0 Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 0 in Run mode.  0 UART module 0 is disabled.

# Register 78: Synchronous Serial Interface Run Mode Clock Gating Control (RCGCSSI), offset 0x61C


The **RCGCSSI** register provides software the capability to enable and disable the SSI modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the SSI modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Synchronous Serial Interface Run Mode Clock Gating Control (RCGCSSI)

Base 0x400F.E000 Offset 0x61C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	R3	R/W	0	SSI Module 3 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 3 in Run mode.
				0 SSI module 3 is disabled.
2	R2	R/W	0	SSI Module 2 Run Mode Clock Gating Control
				VI D ' C

- 1 Enable and provide a clock to SSI module 2 in Run mode.
- 0 SSI module 2 is disabled.

Bit/Field	Name	Type	Reset	Description
1	R1	R/W	0	SSI Module 1 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 1 in Run mode.
				0 SSI module 1 is disabled.
0	R0	R/W	0	SSI Module 0 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 0 in Run mode.
				0 SSI module 0 is disabled.

# Register 79: Inter-Integrated Circuit Run Mode Clock Gating Control (RCGCI2C), offset 0x620

The **RCGCI2C** register provides software the capability to enable and disable the I<sup>2</sup>C modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.


Important: This register should be used to control the clocking for the I<sup>2</sup>C modules. To support legacy software, the RCGC1 register is available. A write to the RCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC1 register can be read back correctly with a read of the RCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as I2C0), the write causes proper operation, but the value of that bit is not reflected in the RCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Inter-Integrated Circuit Run Mode Clock Gating Control (RCGCI2C)

Base 0x400F.E000

Offset 0x620

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	I <sup>2</sup> C Module 5 Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 5 in Run mode.  0 I <sup>2</sup> C module 5 is disabled.
4	R4	R/W	0	I <sup>2</sup> C Module 4 Run Mode Clock Gating Control

- 1 Enable and provide a clock to I<sup>2</sup>C module 4 in Run mode.
- 0 I<sup>2</sup>C module 4 is disabled.



Bit/Field	Name	Туре	Reset	Description
3	R3	R/W	0	I <sup>2</sup> C Module 3 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I <sup>2</sup> C module 3 in Run mode.
				0 I <sup>2</sup> C module 3 is disabled.
2	R2	R/W	0	I <sup>2</sup> C Module 2 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I <sup>2</sup> C module 2 in Run mode.
				0 I <sup>2</sup> C module 2 is disabled.
1	R1	R/W	0	I <sup>2</sup> C Module 1 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I <sup>2</sup> C module 1 in Run mode.
				0 I <sup>2</sup> C module 1 is disabled.
0	R0	R/W	0	I <sup>2</sup> C Module 0 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to I <sup>2</sup> C module 0 in Run mode.
				0 I <sup>2</sup> C module 0 is disabled.

### Register 80: Universal Serial Bus Run Mode Clock Gating Control (RCGCUSB), offset 0x628

The RCGCUSB register provides software the capability to enable and disable the USB module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy Run Mode Clock Gating Control Register n RCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.


Important: This register should be used to control the clocking for the USB module. To support legacy software, the RCGC2 register is available. A write to the USB0 bit in the RCGC2 register also writes the R0 bit in this register. If the USB0 bit is changed by writing to the RCGC2 register, it can be read back correctly with a read of the RCGC2 register. If software uses this register to control the clock for the USB module, the write causes proper operation, but the USBO bit in the RCGC2 register does not reflect the value of the R0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Universal Serial Bus Run Mode Clock Gating Control (RCGCUSB)

Base 0x400F.E000 Offset 0x628

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	USB Module Run Mode Clock Gating Control

- 1 Enable and provide a clock to the USB module in Run mode.
- 0 USB module is disabled

# Register 81: Controller Area Network Run Mode Clock Gating Control (RCGCCAN), offset 0x634


The **RCGCCAN** register provides software the capability to enable and disable the CAN modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the CAN modules. To support legacy software, the RCGC0 register is available. A write to the RCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC0 register can be read back correctly with a read of the RCGC0 register. If software uses this register to write a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the RCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Controller Area Network Run Mode Clock Gating Control (RCGCCAN)

Base 0x400F.E000 Offset 0x634

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	CAN Module 1 Run Mode Clock Gating Control  Value Description  Enable and provide a clock to CAN module 1 in Run mode.  CAN module 1 is disabled.
0	R0	R/W	0	CAN Module 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to CAN module 0 in Run mode.
- 0 CAN module 0 is disabled.

# Register 82: Analog-to-Digital Converter Run Mode Clock Gating Control (RCGCADC), offset 0x638


The **RCGCADC** register provides software the capability to enable and disable the ADC modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.

Important: This register should be used to control the clocking for the ADC modules. To support legacy software, the RCGC0 register is available. A write to the RCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the RCGC0 register can be read back correctly with a read of the RCGC0 register. If software uses this register to write a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the RCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog-to-Digital Converter Run Mode Clock Gating Control (RCGCADC)

Base 0x400F.E000 Offset 0x638

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	ADC Module 1 Run Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to ADC module 1 in Run mode.  0 ADC module 1 is disabled.
0	R0	R/W	0	ADC Module 0 Run Mode Clock Gating Control

- 1 Enable and provide a clock to ADC module 0 in Run mode.
- 0 ADC module 0 is disabled.

# Register 83: Analog Comparator Run Mode Clock Gating Control (RCGCACMP), offset 0x63C

The **RCGCACMP** register provides software the capability to enable and disable the analog comparator module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **RCGCn** bits.


Important: This register should be used to control the clocking for the analog comparator module. To support legacy software, the RCGC1 register is available. Setting any of the COMPn bits in the RCGC1 register also sets the R0 bit in this register. If any of the COMPn bits are set by writing to the RCGC1 register, it can be read back correctly when reading the RCGC1 register. If software uses this register to change the clocking for the analog comparator module, the write causes proper operation, but the value R0 is not reflected by the COMPn bits in the RCGC1 register. If software uses both legacy and

peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

### Analog Comparator Run Mode Clock Gating Control (RCGCACMP)

Base 0x400F.E000 Offset 0x63C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Analog Comparator Module 0 Run Mode Clock Gating Control

- Enable and provide a clock to the analog comparator module in Run mode.
- O Analog comparator module is disabled.


# Register 84: EEPROM Run Mode Clock Gating Control (RCGCEEPROM), offset 0x658

The **RCGCEEPROM** register provides software the capability to enable and disable the EEPROM module in Run mode. When enabled, the module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.

### EEPROM Run Mode Clock Gating Control (RCGCEEPROM)

Base 0x400F.E000 Offset 0x658

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	EEPROM Module Run Mode Clock Gating Control

- 1 Enable and provide a clock to the EEPROM module in Run mode
- EEPROM module is disabled.


# Register 85: 32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control (RCGCWTIMER), offset 0x65C

The **RCGCWTIMER** register provides software the capability to enable and disable 3264-bit timer modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault. This register provides the same capability as the legacy **Run Mode Clock Gating Control Register n RCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **RCGCn** bits.

32/64-Bit Wide General-Purpose Timer Run Mode Clock Gating Control (RCGCWTIMER)

Base 0x400F.E000 Offset 0x65C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 5 in Run mode.
				0 32/64-bit wide general-purpose timer module 5 is disabled.
4	R4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 4 in Run mode.
				0 32/64-bit wide general-purpose timer module 4 is disabled.
3	R3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Run Mode Clock Gating Control
				Value Description

- 1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 3 in Run mode.
- 32/64-bit wide general-purpose timer module 3 is disabled.

Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Run Mode Clock Gating Control
				Value Description
				<ol> <li>Enable and provide a clock to 32/64-bit wide general-purpose timer module 2 in Run mode.</li> </ol>
				0 32/64-bit wide general-purpose timer module 2 is disabled.
1	R1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 1 in Run mode.
				0 32/64-bit wide general-purpose timer module 1 is disabled.
0	R0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Run Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 0 in Run mode.
				0 32/64-bit wide general-purpose timer module 0 is disabled.

### Register 86: Watchdog Timer Sleep Mode Clock Gating Control (SCGCWD), offset 0x700

The SCGCWD register provides software the capability to enable and disable watchdog modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Sleep Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

Important: This register should be used to control the clocking for the watchdog modules. To support legacy software, the SCGC0 register is available. A write to the SCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC0 register can be read back correctly with a read of the SCGC0 register. If software uses this register to write a legacy peripheral (such as Watchdog 0), the write causes proper operation, but the value of that bit is not reflected in the SCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Watchdog Timer Sleep Mode Clock Gating Control (SCGCWD)

Base 0x400F.E000 Offset 0x700 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1	1		1	1	rese	erved	1	1	1		1	1	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	'	•	' '	1	rese	erved	! !	•	'	'	! !	1	S1	S0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	S1	R/W	0	Watchdog Timer 1 Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to Watchdog module 1 in sleep mode.
				0 Watchdog module 1 is disabled.
0	S0	R/W	0	Watchdog Timer 0 Sleep Mode Clock Gating Control
				Value Description

- Enable and provide a clock to Watchdog module 0 in sleep
- 0 Watchdog module 0 is disabled.

# Register 87: 16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (SCGCTIMER), offset 0x704

The **SCGCTIMER** register provides software the capability to enable and disable 16/32-bit timer modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the timer modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control (SCGCTIMER)

Base 0x400F.E000 Offset 0x704

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	'					rese	rved							
Type	RO	RO	RO	RO	RO	RO										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	ı		rese	rved		ı			S5	S4	S3	S2	S1	S0
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0									

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	S5	R/W	0	16/32-Bit General-Purpose Timer 5 Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 5 in sleep mode.
				0 16/32-bit general-purpose timer module 5 is disabled.
4	S4	R/W	0	16/32-Bit General-Purpose Timer 4 Sleep Mode Clock Gating Control

- Enable and provide a clock to 16/32-bit general-purpose timer module 4 in sleep mode.
- 0 16/32-bit general-purpose timer module 4 is disabled.

Bit/Field	Name	Туре	Reset	Description
3	S3	R/W	0	16/32-Bit General-Purpose Timer 3 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 3 in sleep mode.
				0 16/32-bit general-purpose timer module 3 is disabled.
2	S2	R/W	0	16/32-Bit General-Purpose Timer 2 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 2 in sleep mode.
				0 16/32-bit general-purpose timer module 2 is disabled.
1	S1	R/W	0	16/32-Bit General-Purpose Timer 1 Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 1 in sleep mode.
				0 16/32-bit general-purpose timer module 1 is disabled.
0	S0	R/W	0	16/32-Bit General-Purpose Timer 0 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 0 in sleep mode.
				0 16/32-bit general-purpose timer module 0 is disabled.

# Register 88: General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO), offset 0x708

The **SCGCGPIO** register provides software the capability to enable and disable GPIO modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the GPIO modules. To support legacy software, the SCGC2 register is available. A write to the SCGC2 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC2 register can be read back correctly with a read of the SCGC2 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the SCGC2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Sleep Mode Clock Gating Control (SCGCGPIO)

Base 0x400F.E000 Offset 0x708

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		1	1	' '	1		rese	rved	'	1		1		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
	reserved	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	S14	R/W	0	GPIO Port Q Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port Q in sleep mode.  0 GPIO Port Q is disabled.
13	S13	R/W	0	GPIO Port P Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to GPIO Port P in sleep mode.
- 0 GPIO Port P is disabled.



Bit/Field	Name	Туре	Reset	Description
12	S12	R/W	0	GPIO Port N Sleep Mode Clock Gating Control
				Value Description
				<ol> <li>Enable and provide a clock to GPIO Port N in sleep mode.</li> </ol>
				0 GPIO Port N is disabled.
11	S11	R/W	0	GPIO Port M Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port M in sleep mode.
				0 GPIO Port M is disabled.
10	S10	R/W	0	GPIO Port L Sleep Mode Clock Gating Control
				Value Description
				<ol> <li>Enable and provide a clock to GPIO Port L in sleep mode.</li> </ol>
				0 GPIO Port L is disabled.
9	<b>S</b> 9	R/W	0	GPIO Port K Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port K in sleep mode.
				0 GPIO Port K is disabled.
8	S8	R/W	0	GPIO Port J Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port J in sleep mode.
				0 GPIO Port J is disabled.
7	<b>S</b> 7	R/W	0	GPIO Port H Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port H in sleep mode.
				0 GPIO Port H is disabled.
6	S6	R/W	0	GPIO Port G Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to GPIO Port G in sleep mode.
				0 GPIO Port G is disabled.

Bit/Field	Name	Туре	Reset	Description
5	S5	R/W	0	GPIO Port F Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port F in sleep mode.  0 GPIO Port F is disabled.
4	S4	R/W	0	GPIO Port E Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port E in sleep mode.  0 GPIO Port E is disabled.
3	S3	R/W	0	GPIO Port D Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port D in sleep mode.  0 GPIO Port D is disabled.
2	S2	R/W	0	GPIO Port C Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port C in sleep mode.  0 GPIO Port C is disabled.
1	S1	R/W	0	GPIO Port B Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port B in sleep mode.  0 GPIO Port B is disabled.
0	S0	R/W	0	GPIO Port A Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port A in sleep mode.  0 GPIO Port A is disabled.

# Register 89: Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA), offset 0x70C

The **SCGCDMA** register provides software the capability to enable and disable the µDMA module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the μDMA module. To support legacy software, the SCGC2 register is available. A write to the UDMA bit in the SCGC2 register also writes the S0 bit in this register. If the UDMA bit is changed by writing to the SCGC2 register, it can be read back correctly with a read of the SCGC2 register. If software uses this register to control the clock for the μDMA module, the write causes proper operation, but the UDMA bit in the SCGC2 register does not reflect the value of the S0 bit. If software uses both legacy and peripheral-specific register accesses, the


the peripheral-specific and legacy registers have coherent information.

peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

Micro Direct Memory Access Sleep Mode Clock Gating Control (SCGCDMA)

Base 0x400F.E000 Offset 0x70C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	μDMA Module Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the μDMA module in sleep mode.
- 0  $\mu$ DMA module is disabled.

## Register 90: Hibernation Sleep Mode Clock Gating Control (SCGCHIB), offset 0x714


The **SCGCHIB** register provides software the capability to enable and disable the Hibernation module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the Hibernation module. To support legacy software, the SCGC0 register is available. A write to the HIB bit in the SCGC0 register also writes the S0 bit in this register. If the HIB bit is changed by writing to the SCGC0 register, it can be read back correctly with a read of the SCGC0 register. If software uses this register to control the clock for the Hibernation module, the write causes proper operation, but the HIB bit in the SCGC0 register does not reflect the value of the S0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Hibernation Sleep Mode Clock Gating Control (SCGCHIB)

Base 0x400F.E000 Offset 0x714

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	1	Hibernation Module Sleep Mode Clock Gating Control

- Enable and provide a clock to the Hibernation module in sleep mode.
- 0 Hibernation module is disabled.

# Register 91: Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (SCGCUART), offset 0x718


The **SCGCUART** register provides software the capability to enable and disable the UART modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the UART modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control (SCGCUART)

Base 0x400F.E000 Offset 0x718

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	S7	R/W	0	UART Module 7 Sleep Mode Clock Gating Control  Value Description
				<ul><li>Enable and provide a clock to UART module 7 in sleep mode.</li><li>UART module 7 is disabled.</li></ul>
6	S6	R/W	0	UART Module 6 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to UART module 6 in sleep mode.
- 0 UART module 6 is disabled.

Bit/Field	Name	Type	Reset	Description
5	S5	R/W	0	UART Module 5 Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 5 in sleep mode.  0 UART module 5 is disabled.
4	S4	R/W	0	UART Module 4 Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 4 in sleep mode.  0 UART module 4 is disabled.
3	<b>S</b> 3	R/W	0	UART Module 3 Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 3 in sleep mode.  0 UART module 3 is disabled.
2	S2	R/W	0	UART Module 2 Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 2 in sleep mode.  0 UART module 2 is disabled.
1	S1	R/W	0	UART Module 1 Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to UART module 1 in sleep mode.  0 UART module 1 is disabled.
0	SO	R/W	0	UART Module 0 Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to UART module 0 in sleep mode.  0 UART module 0 is disabled.

## Register 92: Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI), offset 0x71C


The **SCGCSSI** register provides software the capability to enable and disable the SSI modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the SSI modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Synchronous Serial Interface Sleep Mode Clock Gating Control (SCGCSSI)

Base 0x400F.E000 Offset 0x71C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	S3	R/W	0	SSI Module 3 Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to SSI module 3 in sleep mode.  0 SSI module 3 is disabled.
2	S2	R/W	0	SSI Module 2 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to SSI module 2 in sleep mode.
- 0 SSI module 2 is disabled.

Bit/Field	Name	Туре	Reset	Description
1	S1	R/W	0	SSI Module 1 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 1 in sleep mode.
				0 SSI module 1 is disabled.
0	S0	R/W	0	SSI Module 0 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to SSI module 0 in sleep mode.
				0 SSI module 0 is disabled.

# Register 93: Inter-Integrated Circuit Sleep Mode Clock Gating Control (SCGCI2C), offset 0x720


The **SCGCI2C** register provides software the capability to enable and disable the I<sup>2</sup>C modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the I<sup>2</sup>C modules. To support legacy software, the SCGC1 register is available. A write to the SCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC1 register can be read back correctly with a read of the SCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as I<sup>2</sup>CO), the write causes proper operation, but the value of that bit is not reflected in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Inter-Integrated Circuit Sleep Mode Clock Gating Control (SCGCI2C)

Base 0x400F.E000 Offset 0x720

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	S5	R/W	0	<ul> <li>I<sup>2</sup>C Module 5 Sleep Mode Clock Gating Control</li> <li>Value Description</li> <li>Enable and provide a clock to I<sup>2</sup>C module 5 in sleep mode.</li> <li>I<sup>2</sup>C module 5 is disabled.</li> </ul>
4	S4	R/W	0	I <sup>2</sup> C Module 4 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to I<sup>2</sup>C module 4 in sleep mode.
- 0 I<sup>2</sup>C module 4 is disabled.

Bit/Field	Name	Туре	Reset	Description
3	<b>S</b> 3	R/W	0	I <sup>2</sup> C Module 3 Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 3 in sleep mode.  0 I <sup>2</sup> C module 3 is disabled.
2	S2	R/W	0	I <sup>2</sup> C Module 2 Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 2 in sleep mode.  0 I <sup>2</sup> C module 2 is disabled.
1	S1	R/W	0	I <sup>2</sup> C Module 1 Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 1 in sleep mode.  0 I <sup>2</sup> C module 1 is disabled.
0	SO	R/W	0	I <sup>2</sup> C Module 0 Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 0 in sleep mode.  0 I <sup>2</sup> C module 0 is disabled.

# Register 94: Universal Serial Bus Sleep Mode Clock Gating Control (SCGCUSB), offset 0x728

The **SCGCUSB** register provides software the capability to enable and disable the USB module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.


Important: This register should be used to control the clocking for the USB module. To support legacy software, the SCGC2 register is available. A write to the USB0 bit in the SCGC2 register also writes the S0 bit in this register. If the USB0 bit is changed by writing to the SCGC2 register, it can be read back correctly with a read of the SCGC2 register. If software uses this register to control the clock for the USB module, the write causes proper operation, but the USB0 bit in the SCGC2 register does not reflect the value of the S0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both

the peripheral-specific and legacy registers have coherent information.

Universal Serial Bus Sleep Mode Clock Gating Control (SCGCUSB)

Base 0x400F.E000 Offset 0x728

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	USB Module Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the USB module in sleep mode.
- 0 USB module is disabled.


# Register 95: Controller Area Network Sleep Mode Clock Gating Control (SCGCCAN), offset 0x734

The **SCGCCAN** register provides software the capability to enable and disable the CAN modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the CAN modules. To support legacy software, the SCGC0 register is available. A write to the SCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC0 register can be read back correctly with a read of the SCGC0 register. If software uses this register to write a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the SCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Controller Area Network Sleep Mode Clock Gating Control (SCGCCAN)

Base 0x400F.E000 Offset 0x734 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	<b>S</b> 1	R/W	0	CAN Module 1 Sleep Mode Clock Gating Control  Value Description  Enable and provide a clock to CAN module 1 in sleep mode.  CAN module 1 is disabled.
0	\$0	R/W	0	CAN Module 0 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to CAN module 0 in sleep mode.
- 0 CAN module 0 is disabled.


# Register 96: Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC), offset 0x738

The **SCGCADC** register provides software the capability to enable and disable the ADC modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **SCGCn** bits.

Important: This register should be used to control the clocking for the ADC modules. To support legacy software, the SCGC0 register is available. A write to the SCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the SCGC0 register can be read back correctly with a read of the SCGC0 register. If software uses this register to write a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the SCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog-to-Digital Converter Sleep Mode Clock Gating Control (SCGCADC)

Base 0x400F.E000 Offset 0x738 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	S1	R/W	0	ADC Module 1 Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to ADC module 1 in sleep mode.  0 ADC module 1 is disabled.
0	\$0	R/W	0	ADC Module 0 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to ADC module 0 in sleep mode.
- 0 ADC module 0 is disabled.

#### Register 97: Analog Comparator Sleep Mode Clock Gating Control (SCGCACMP), offset 0x73C


The SCGCACMP register provides software the capability to enable and disable the analog comparator module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep** Mode Clock Gating Control Register n SCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding SCGCn bits.

**Important:** This register should be used to control the clocking for the analog comparator module. To support legacy software, the SCGC1 register is available. Setting any of the COMPn bits in the SCGC1 register also sets the S0 bit in this register. If any of the COMPn bits are set by writing to the SCGC1 register, it can be read back correctly when reading the SCGC1 register. If software uses this register to change the clocking for the analog comparator module, the write causes proper operation, but the value S0 is not reflected by the COMPn bits in the SCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog Comparator Sleep Mode Clock Gating Control (SCGCACMP)

Base 0x400F.E000 Offset 0x73C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	Analog Comparator Module 0 Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the analog comparator module in sleep mode.
- 0 Analog comparator module is disabled.


#### Register 98: EEPROM Sleep Mode Clock Gating Control (SCGCEEPROM), offset 0x758

The **SCGCEEPROM** register provides software the capability to enable and disable the EEPROM module in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power.

EEPROM Sleep Mode Clock Gating Control (SCGCEEPROM)

Base 0x400F.E000

Offset 0x758
Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0	R/W	0	EEPROM Module Sleep Mode Clock Gating Control

- Enable and provide a clock to the EEPROM module in sleep mode.
- 0 EEPROM module is disabled.


# Register 99: 32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control (SCGCWTIMER), offset 0x75C

The **SCGCWTIMER** register provides software the capability to enable and disable 3264-bit timer modules in sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Sleep Mode Clock Gating Control Register n SCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **SCGCn** bits.

32/64-Bit Wide General-Purpose Timer Sleep Mode Clock Gating Control (SCGCWTIMER)

Base 0x400F.E000 Offset 0x75C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.				
5	S5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Sleep Mode Clock Gating Control				
				Value Description				
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 5 in sleep mode.				
				0 32/64-bit wide general-purpose timer module 5 is disabled.				
4	S4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Sleep Mode Clock Gating Control				
				Value Description				
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 4 in sleep mode.				
				0 32/64-bit wide general-purpose timer module 4 is disabled.				
3	S3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Sleep Mode Clock Gating Control				

- 1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 3 in sleep mode.
- 0 32/64-bit wide general-purpose timer module 3 is disabled.

Bit/Field	Name	Туре	Reset	Description
2	S2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 2 in sleep mode.
				0 32/64-bit wide general-purpose timer module 2 is disabled.
1	S1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 1 in sleep mode.
				0 32/64-bit wide general-purpose timer module 1 is disabled.
0	S0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 0 in sleep mode.
				0 32/64-bit wide general-purpose timer module 0 is disabled.

## Register 100: Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD), offset 0x800

The **DCGCWD** register provides software the capability to enable and disable watchdog modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the watchdog modules. To support legacy software, the DCGC0 register is available. A write to the DCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC0 register can be read back correctly with a read of the DCGC0 register. If software uses this register to write a legacy peripheral (such as Watchdog 0), the write causes proper operation, but the value of that bit is not reflected in the DCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Watchdog Timer Deep-Sleep Mode Clock Gating Control (DCGCWD)

Base 0x400F.E000 Offset 0x800 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1	1			1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved									D1	D0					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	D1	R/W	0	Watchdog Timer 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to Watchdog module 1 in deep-sleep mode.
				0 Watchdog module 1 is disabled.
0	D0	R/W	0	Watchdog Timer 0 Deep-Sleep Mode Clock Gating Control
				Value Description

- Enable and provide a clock to Watchdog module 0 in deep-sleep mode.
- 0 Watchdog module 0 is disabled.

## Register 101: 16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCTIMER), offset 0x804


The **DCGCTIMER** register provides software the capability to enable and disable 16/32-bit timer modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the timer modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the timer modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as Timer 0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCTIMER)

Base 0x400F.E000 Offset 0x804

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	D5	R/W	0	16/32-Bit General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control

- Enable and provide a clock to 16/32-bit general-purpose timer module 5 in deep-sleep mode.
- 0 16/32-bit general-purpose timer module 5 is disabled.

Bit/Field	Name	Туре	Reset	Description
4	D4	R/W	0	16/32-Bit General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 4 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 4 is disabled.
3	D3	R/W	0	16/32-Bit General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 3 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 3 is disabled.
2	D2	R/W	0	16/32-Bit General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 16/32-bit general-purpose timer module 2 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 2 is disabled.
1	D1	R/W	0	16/32-Bit General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 1 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 1 is disabled.
0	D0	R/W	0	16/32-Bit General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to 16/32-bit general-purpose timer module 0 in deep-sleep mode.
				0 16/32-bit general-purpose timer module 0 is disabled.

## Register 102: General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO), offset 0x808

The **DCGCGPIO** register provides software the capability to enable and disable GPIO modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the GPIO modules. To support legacy software, the DCGC2 register is available. A write to the DCGC2 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC2 register can be read back correctly with a read of the DCGC2 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as GPIO A), the write causes proper operation, but the value of that bit is not reflected in the DCGC2 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control (DCGCGPIO)

Base 0x400F.E000 Offset 0x808

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			'	•	' '	!	!	rese	erved	!	•					•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
											_					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Type	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	D14	R/W	0	GPIO Port Q Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port Q in deep-sleep mode.  0 GPIO Port Q is disabled.
13	D13	R/W	0	GPIO Port P Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to GPIO Port P in deep-sleep mode.
- 0 GPIO Port P is disabled.

Bit/Field	Name	Туре	Reset	Description					
12	D12	R/W	0	GPIO Port N Deep-Sleep Mode Clock Gating Control					
				Value Description					
				1 Enable and provide a clock to GPIO Port N in deep-sleep mode.					
				0 GPIO Port N is disabled.					
11	D11	R/W	0	GPIO Port M Deep-Sleep Mode Clock Gating Control					
				Value Description					
				1 Enable and provide a clock to GPIO Port M in deep-sleep mode.					
				0 GPIO Port M is disabled.					
10	D10	R/W	0	GPIO Port L Deep-Sleep Mode Clock Gating Control					
				Value Description					
				1 Enable and provide a clock to GPIO Port L in deep-sleep mode.					
				0 GPIO Port L is disabled.					
9	D9	R/W	0	GPIO Port K Deep-Sleep Mode Clock Gating Control					
				Value Description					
				1 Enable and provide a clock to GPIO Port K in deep-sleep mode.					
				0 GPIO Port K is disabled.					
8	D8	R/W	0	GPIO Port J Deep-Sleep Mode Clock Gating Control					
				Value Description					
				1 Enable and provide a clock to GPIO Port J in deep-sleep mode.					
				0 GPIO Port J is disabled.					
7	D7	R/W	0	0Mode Clock Gating Control					
				Value Description					
				1 Enable and provide a clock to GPIO Port H in deep-sleep mode.					
				0 GPIO Port H is disabled.					
6	D6	R/W	0	GPIO Port G Deep-Sleep Mode Clock Gating Control					
				Value Description					
				1 Enable and provide a clock to GPIO Port G in deep-sleep mode.					
				0 GPIO Port G is disabled.					

Bit/Field	Name	Туре	Reset	Description
5	D5	R/W	0	GPIO Port F Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port F in deep-sleep mode.  0 GPIO Port F is disabled.
4	D4	R/W	0	GPIO Port E Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port E in deep-sleep mode.  0 GPIO Port E is disabled.
3	D3	R/W	0	GPIO Port D Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port D in deep-sleep mode.  0 GPIO Port D is disabled.
2	D2	R/W	0	GPIO Port C Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port C in deep-sleep mode.  0 GPIO Port C is disabled.
1	D1	R/W	0	GPIO Port B Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port B in deep-sleep mode.  0 GPIO Port B is disabled.
0	D0	R/W	0	GPIO Port A Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to GPIO Port A in deep-sleep mode.  0 GPIO Port A is disabled.

#### Register 103: Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (DCGCDMA), offset 0x80C


The **DCGCDMA** register provides software the capability to enable and disable the µDMA module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Deep-Sleep Mode Clock Gating Control Register n DCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the μDMA module. To support legacy software, the DCGC2 register is available. A write to the UDMA bit in the DCGC2 register also writes the D0 bit in this register. If the UDMA bit is changed by writing to the DCGC2 register, it can be read back correctly with a read of the DCGC2 register. If software uses this register to control the clock for the µDMA module, the write causes proper operation, but the UDMA bit in the DCGC2 register does not reflect the value of the D0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control (DCGCDMA)

Base 0x400F.E000 Offset 0x80C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	0	μDMA Module Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to the µDMA module in deep-sleep mode.
- 0 μDMA module is disabled.

## Register 104: Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB), offset 0x814


The **DCGCHIB** register provides software the capability to enable and disable the Hibernation module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the Hibernation module. To support legacy software, the DCGC0 register is available. A write to the HIB bit in the DCGC0 register also writes the D0 bit in this register. If the HIB bit is changed by writing to the DCGC0 register, it can be read back correctly with a read of the DCGC0 register. If software uses this register to control the clock for the Hibernation module, the write causes proper operation, but the HIB bit in the DCGC0 register does not reflect the value of the D0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Hibernation Deep-Sleep Mode Clock Gating Control (DCGCHIB)

Base 0x400F.E000 Offset 0x814

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	1	Hibernation Module Deep-Sleep Mode Clock Gating Control

- Enable and provide a clock to the Hibernation module in deep-sleep mode.
- 0 Hibernation module is disabled.

## Register 105: Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (DCGCUART), offset 0x818

The **DCGCUART** register provides software the capability to enable and disable the UART modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the UART modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as UART0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control (DCGCUART)

Base 0x400F.E000 Offset 0x818

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	1	rese	erved		1					1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved						D7	D6	D5	D4	D3	D2	D1	D0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	D7	R/W	0	UART Module 7 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 7 in deep-sleep mode.
				0 UART module 7 is disabled.
6	D6	R/W	0	UART Module 6 Deep-Sleep Mode Clock Gating Control
				Value Description

- Enable and provide a clock to UART module 6 in deep-sleep mode.
- 0 UART module 6 is disabled.



Bit/Field	Name	Туре	Reset	Description
5	D5	R/W	0	UART Module 5 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 5 in deep-sleep mode.
				0 UART module 5 is disabled.
4	D4	R/W	0	UART Module 4 Deep-Sleep Mode Clock Gating Control
				Value Description
				<ol> <li>Enable and provide a clock to UART module 4 in deep-sleep mode.</li> </ol>
				0 UART module 4 is disabled.
3	D3	R/W	0	UART Module 3 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 3 in deep-sleep mode.
				0 UART module 3 is disabled.
2	D2	R/W	0	UART Module 2 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to UART module 2 in deep-sleep mode.
				0 UART module 2 is disabled.
1	D1	R/W	0	UART Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 1 in deep-sleep mode.
				0 UART module 1 is disabled.
0	D0	R/W	0	UART Module 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to UART module 0 in deep-sleep mode.
				0 UART module 0 is disabled.

## Register 106: Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI), offset 0x81C


The **DCGCSSI** register provides software the capability to enable and disable the SSI modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the SSI modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as SSI0), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control (DCGCSSI)

Base 0x400F.E000 Offset 0x81C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	D3	R/W	0	<ul> <li>SSI Module 3 Deep-Sleep Mode Clock Gating Control</li> <li>Value Description</li> <li>1 Enable and provide a clock to SSI module 3 in deep-sleep mode.</li> <li>0 SSI module 3 is disabled.</li> </ul>
2	D2	R/W	0	SSI Module 2 Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to SSI module 2 in deep-sleep mode.
- 0 SSI module 2 is disabled.

Bit/Field	Name	Type	Reset	Description
1	D1	R/W	0	SSI Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to SSI module 1 in deep-sleep mode.  0 SSI module 1 is disabled.
0	D0	R/W	0	SSI Module 0 Deep-Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to SSI module 0 in deep-sleep mode.  0 SSI module 0 is disabled.

## Register 107: Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (DCGCI2C), offset 0x820


The **DCGCI2C** register provides software the capability to enable and disable the I<sup>2</sup>C modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the I<sup>2</sup>C modules. To support legacy software, the DCGC1 register is available. A write to the DCGC1 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC1 register can be read back correctly with a read of the DCGC1 register. Software must use this register to support modules that are not present in the legacy registers. If software uses this register to write a legacy peripheral (such as I<sup>2</sup>CO), the write causes proper operation, but the value of that bit is not reflected in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control (DCGCI2C)

Base 0x400F.E000 Offset 0x820

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	D5	R/W	0	<ul> <li>I<sup>2</sup>C Module 5 Deep-Sleep Mode Clock Gating Control</li> <li>Value Description</li> <li>Enable and provide a clock to I<sup>2</sup>C module 5 in deep-sleep mode.</li> <li>I<sup>2</sup>C module 5 is disabled.</li> </ul>
4	D4	R/W	0	I <sup>2</sup> C Module 4 Deep-Sleep Mode Clock Gating Control

- 1 Enable and provide a clock to I<sup>2</sup>C module 4 in deep-sleep mode.
- 0 I<sup>2</sup>C module 4 is disabled.



Bit/Field	Name	Туре	Reset	Description
3	D3	R/W	0	I <sup>2</sup> C Module 3 Deep-Sleep Mode Clock Gating Control
				Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 3 in deep-sleep mode.  0 I <sup>2</sup> C module 3 is disabled.
2	D2	R/W	0	I <sup>2</sup> C Module 2 Deep-Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 2 in deep-sleep mode.  0 I <sup>2</sup> C module 2 is disabled.
1	D1	R/W	0	I <sup>2</sup> C Module 1 Deep-Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 1 in deep-sleep mode.  0 I <sup>2</sup> C module 1 is disabled.
0	D0	R/W	0	I <sup>2</sup> C Module 0 Deep-Sleep Mode Clock Gating Control  Value Description  1 Enable and provide a clock to I <sup>2</sup> C module 0 in deep-sleep mode.  0 I <sup>2</sup> C module 0 is disabled.

# Register 108: Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB), offset 0x828


The **DCGCUSB** register provides software the capability to enable and disable the USB module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the USB module. To support legacy software, the DCGC2 register is available. A write to the USB0 bit in the DCGC2 register also writes the D0 bit in this register. If the USB0 bit is changed by writing to the DCGC2 register, it can be read back correctly with a read of the DCGC2 register. If software uses this register to control the clock for the USB module, the write causes proper operation, but the USB0 bit in the DCGC2 register does not reflect the value of the D0 bit. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Universal Serial Bus Deep-Sleep Mode Clock Gating Control (DCGCUSB)

Base 0x400F.E000 Offset 0x828

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	0	USB Module Deep-Sleep Mode Clock Gating Control

- Enable and provide a clock to the USB module in deep-sleep mode.
- 0 USB module is disabled.


## Register 109: Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN), offset 0x834

The **DCGCCAN** register provides software the capability to enable and disable the CAN modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the CAN modules. To support legacy software, the DCGC0 register is available. A write to the DCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC0 register can be read back correctly with a read of the DCGC0 register. If software uses this register to write a legacy peripheral (such as CAN0), the write causes proper operation, but the value of that bit is not reflected in the DCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Controller Area Network Deep-Sleep Mode Clock Gating Control (DCGCCAN)

Base 0x400F.E000 Offset 0x834 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	D1	R/W	0	CAN Module 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				Enable and provide a clock to CAN module 1 in deep-sleep mode.
				0 CAN module 1 is disabled.
0	D0	R/W	0	CAN Module 0 Deep-Sleep Mode Clock Gating Control
				Value Description

1

0

Enable and provide a clock to CAN module 0 in deep-sleep

CAN module 0 is disabled.

# Register 110: Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC), offset 0x838

The **DCGCADC** register provides software the capability to enable and disable the ADC modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy **Deep-Sleep Mode Clock Gating Control Register n DCGCn** registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

Important: This register should be used to control the clocking for the ADC modules. To support legacy software, the DCGC0 register is available. A write to the DCGC0 register also writes the corresponding bit in this register. Any bits that are changed by writing to the DCGC0 register can be read back correctly with a read of the DCGC0 register. If software uses this register to write a legacy peripheral (such as ADC0), the write causes proper operation, but the value of that bit is not reflected in the DCGC0 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control (DCGCADC)

Base 0x400F.E000 Offset 0x838 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1	1			1	rese	rved							
Type Reset	RO 0	RO 0														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	'		l	rese	rved	!						D1	D0
Type Reset	RO 0	R/W 0	R/W 0													

Bi	it/Field	Name	Туре	Reset	Description
	31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
	1	D1	R/W	0	ADC Module 1 Deep-Sleep Mode Clock Gating Control
					Value Description
					1 Enable and provide a clock to ADC module 1 in deep-sleep mode.
					0 ADC module 1 is disabled.
	0	D0	R/W	0	ADC Module 0 Deep-Sleep Mode Clock Gating Control
					Value Description

mode.

ADC module 0 is disabled.

Enable and provide a clock to ADC module 0 in deep-sleep

0

#### Register 111: Analog Comparator Deep-Sleep Mode Clock Gating Control (DCGCACMP), offset 0x83C


The **DCGCACMP** register provides software the capability to enable and disable the analog comparator module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Deep-Sleep Mode Clock Gating Control Register n DCGCn registers specifically for the watchdog modules and has the same bit polarity as the corresponding **DCGCn** bits.

**Important:** This register should be used to control the clocking for the analog comparator module. To support legacy software, the **DCGC1** register is available. Setting any of the COMPn bits in the DCGC1 register also sets the D0 bit in this register. If any of the COMPn bits are set by writing to the DCGC1 register, it can be read back correctly when reading the **DCGC1** register. If software uses this register to change the clocking for the analog comparator module, the write causes proper operation, but the value D0 is not reflected by the COMPn bits in the DCGC1 register. If software uses both legacy and peripheral-specific register accesses, the peripheral-specific registers must be accessed by read-modify-write operations that affect only peripherals that are not present in the legacy registers. In this manner, both the peripheral-specific and legacy registers have coherent information.

Analog Comparator Deep-Sleep Mode Clock Gating Control (DCGCACMP)

Base 0x400F.E000 Offset 0x83C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	0	Analog Comparator Module 0 Deen-Sleen Mode Clock Gating Control

- Enable and provide a clock to the analog comparator module in deep-sleep mode.
- 0 Analog comparator module is disabled.


# Register 112: EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM), offset 0x858

The **DCGCEPROM** register provides software the capability to enable and disable the EEPROM module in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power.

EEPROM Deep-Sleep Mode Clock Gating Control (DCGCEEPROM)

Base 0x400F.E000 Offset 0x858

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	D0	R/W	0	EEPROM Module Deep-Sleep Mode Clock Gating Control

- Enable and provide a clock to the EEPROM module in deep-sleep mode.
- 0 EEPROM module is disabled.

# Register 113: 32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCWTIMER), offset 0x85C

The **DCGCWTIMER** register provides software the capability to enable and disable 32/64-bit wide timer modules in deep-sleep mode. When enabled, a module is provided a clock. When disabled, the clock is disabled to save power. This register provides the same capability as the legacy Deep-Sleep Mode Clock Gating Control Register n DCGCn registers specifically for the timer modules and has the same bit polarity as the corresponding **DCGCn** bits.

32/64-Bit Wide General-Purpose Timer Deep-Sleep Mode Clock Gating Control (DCGCWTIMER)

Base 0x400F.E000

Offset 0x85C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1				rese	rved I							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										D5	D4	D3	D2	D1	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description				
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
5	D5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control				
				Value Description				
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 5 in deep-sleep mode.				
				0 32/64-bit wide general-purpose timer module 5 is disabled.				
4	D4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control				
				Value Description				
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 4 in deep-sleep mode.				
				0 32/64-bit wide general-purpose timer module 4 is disabled.				
3	D3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control				
				Value Description				

- Enable and provide a clock to 32/64-bit wide general-purpose timer module 3 in deep-sleep mode.
- 0 32/64-bit wide general-purpose timer module 3 is disabled.

Bit/Field	Name	Туре	Reset	Description
2	D2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 2 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 2 is disabled.
1	D1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 1 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 1 is disabled.
0	D0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control
				Value Description
				1 Enable and provide a clock to 32/64-bit wide general-purpose timer module 0 in deep-sleep mode.
				0 32/64-bit wide general-purpose timer module 0 is disabled.

# Register 114: Watchdog Timer Power Control (PCWD), offset 0x900


The **PCWD** register controls the power provided to the watchdog modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the **SRWD** register if the active mode changes and the corresponding bit in the **RCGCWD**, **SCGCWD**, or **DCGCWD** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The watchdog modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

## Watchdog Timer Power Control (PCWD)

Base 0x400F.E000 Offset 0x900

Type R/W, reset 0x0000.0003



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	R/W	1	Watchdog Timer 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode **RCGCWD**, **SCGCWD** or **DCGCWD** bit is cleared.

- Watchdog module 1 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- Watchdog module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description			
0	P0	R/W	1	Watchdog Timer 0 Power Control			
				The value of this bit does not have meaning unless the correspondactive mode <b>RCGCWD</b> , <b>SCGCWD</b> or <b>DCGCWD</b> bit is cleared.			
				Value Description			
				1 Watchdog module 0 is powered, but does not receive a clock. In this case, the module is inactive.			
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.			
				Watchdog module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.			
				This configuration provides the lowest power consumption state			

of the module because it consumes no dynamic nor leakage


# Register 115: 16/32-Bit General-Purpose Timer Power Control (PCTIMER), offset 0x904

The **PCTIMER** register controls the power provided to the 16/32-bit timer modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding modules state is not retained. Hardware should perform a peripheral reset using the **SRTIMER** register if the active mode changes and the corresponding bit in the **RCGCTIMER**, **SCGCTIMER**, or **DCGCTIMER** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The timer modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

## 16/32-Bit General-Purpose Timer Power Control (PCTIMER)

Base 0x400F.E000 Offset 0x904 Type R/W, reset 0x0000.003F



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	R/W	1	16/32-Bit General-Purpose Timer 5 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER, SCGCTIMER or DCGCTIMER bit is cleared.

- Timer module 5 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- Timer module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
4	P4	R/W	1	16/32-Bit General-Purpose Timer 4 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCTIMER</b> , <b>SCGCTIMER</b> or <b>DCGCTIMER</b> bit is cleared.
				Value Description
				Timer module 4 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 4 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	16/32-Bit General-Purpose Timer 3 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCTIMER</b> , <b>SCGCTIMER</b> or <b>DCGCTIMER</b> bit is cleared.
				Value Description
				1 Timer module 3 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	16/32-Bit General-Purpose Timer 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCTIMER</b> , <b>SCGCTIMER</b> or <b>DCGCTIMER</b> bit is cleared.
				Value Description
				Timer module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
1	P1	R/W	1	16/32-Bit General-Purpose Timer 1 Power Control  The value of this bit does not have meaning unless the corresponding, active mode RCGCTIMER, SCGCTIMER or DCGCTIMER bit is cleared.
				Value Description
				1 Timer module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	16/32-Bit General-Purpose Timer 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCTIMER</b> , <b>SCGCTIMER</b> or <b>DCGCTIMER</b> bit is cleared.

- 1 Timer module 0 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- Timer module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

# Register 116: General-Purpose Input/Output Power Control (PCGPIO), offset 0x908

The **PCGPIO** register controls the power provided to the GPIO modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the SRGPIO register if the active mode changes and the corresponding bit in the RCGCGPIO, SCGCGPIO, or DCGCGPIO register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

The GPIO modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

General-Purpose Input/Output Power Control (PCGPIO)

Base 0x400F.E000 Offset 0x908

Type R/W, reset 0x0000.7FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	,		1	1	1			rese	rved •	1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Type	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	P14	R/W	1	GPIO Port Q Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.

- GPIO Port Q is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage
- GPIO Port Q is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description				
13	P13	R/W	1	GPIO Port P Power Control				
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.				
				Value Description				
				1 GPIO Port P is powered, but does not receive a clock. In this case, the module is inactive.				
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.				
				O GPIO Port P is not powered and does not receive a clock. In this case, the module's state is not retained.				
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.				
12	P12	R/W	1	GPIO Port N Power Control				
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.				
				Value Description				
				1 GPIO Port N is powered, but does not receive a clock. In this case, the module is inactive.				
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.				
				O GPIO Port N is not powered and does not receive a clock. In this case, the module's state is not retained.				
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.				
11	P11	R/W	1	GPIO Port M Power Control				
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.				
				Value Description				
				1 GPIO Port M is powered, but does not receive a clock. In this case, the module is inactive.				
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage				

this case, the module's state is not retained.

GPIO Port M is not powered and does not receive a clock. In

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage

0

current.

Bit/Field	Name	Type	Reset	Description
10	P10	R/W	1	GPIO Port L Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.
				Value Description
				1 GPIO Port L is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port L is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
9	P9	R/W	1	GPIO Port K Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.
				Value Description
				1 GPIO Port K is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port K is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
8	P8	R/W	1	GPIO Port J Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				<ol> <li>GPIO Port J is powered, but does not receive a clock. In this case, the module is inactive.</li> </ol>
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port J is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
7	P7	R/W	1	GPIO Port H Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.
				Value Description
				1 GPIO Port H is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port H is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
6	P6	R/W	1	GPIO Port G Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.
				Value Description
				1 GPIO Port G is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port G is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
5	P5	R/W	1	GPIO Port F Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				GPIO Port F is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage

0

current.

current.

GPIO Port F is not powered and does not receive a clock. In

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage

this case, the module's state is not retained.

Bit/Field	Name	Туре	Reset	Description
4	P4	R/W	1	GPIO Port E Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.
				Value Description
				1 GPIO Port E is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port E is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	GPIO Port D Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.
				Value Description
				1 GPIO Port D is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port D is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	GPIO Port C Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCGPIO</b> , <b>SCGCGPIO</b> or <b>DCGCGPIO</b> bit is cleared.
				Value Description
				1 GPIO Port C is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port C is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Type	Reset	Description
1	P1	R/W	1	GPIO Port B Power Control  The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.
				Value Description
				1 GPIO Port B is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				O GPIO Port B is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	GPIO Port A Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCGPIO, SCGCGPIO or DCGCGPIO bit is cleared.

- 1 GPIO Port A is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- O GPIO Port A is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

# Register 117: Micro Direct Memory Access Power Control (PCDMA), offset 0x90C


The **PCDMA** register controls the power provided to the  $\mu$ DMA module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Hardware should perform a peripheral reset using the **SRDMA** register if the active mode changes and the corresponding bit in the **RCGCDMA**, **SCGCDMA**, or **DCGCDMA** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The µDMA module does not currently have the ability to respond to the power down request. Setting the bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Micro Direct Memory Access Power Control (PCDMA)

Base 0x400F.E000 Offset 0x90C

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	μDMA Module Power Control

The value of this bit does not have meaning unless the corresponding, active mode **RCGCDMA**, **SCGCDMA** or **DCGCDMA** bit is cleared.

- 1 The μDMA module is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 The  $\mu$ DMA module is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

# Register 118: Hibernation Power Control (PCHIB), offset 0x914


The **PCHIB** register controls the power provided to the Hibernation module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Hardware should perform a peripheral reset using the SRHIB register if the active mode changes and the corresponding bit in the RCGCHIB, SCGCHIB, or DCGCHIB register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

The Hibernation module does not currently have the ability to respond to the power down Note: request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

#### Hibernation Power Control (PCHIB)

Base 0x400F.E000 Offset 0x914

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	Hibernation Module Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCHIB, SCGCHIB or DCGCHIB bit is cleared.

- The Hibernation module is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage
- 0 The Hibernation module is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current

# Register 119: Universal Asynchronous Receiver/Transmitter Power Control (PCUART), offset 0x918

The **PCUART** register controls the power provided to the UART modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the **SRUART** register if the active mode changes and the corresponding bit in the **RCGCUART**, **SCGCUART**, or **DCGCUART** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The UART modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Universal Asynchronous Receiver/Transmitter Power Control (PCUART)


R/W

Base 0x400F.E000 Offset 0x918

7

P7

Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

UART Module 7 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.

- 1 UART module 7 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 UART module 7 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Type	Reset	Description
6	P6	R/W	1	UART Module 6 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 6 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 6 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
5	P5	R/W	1	UART Module 5 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 5 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
4	P4	R/W	1	UART Module 4 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				<ol> <li>UART module 4 is powered, but does not receive a clock. In this case, the module is inactive.</li> </ol>
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				UART module 4 is not powered and does not receive a clock.  In this case, the module's state is not retained.

current.

In this case, the module's state is not retained.

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage

Bit/Field	Name	Туре	Reset	Description
3	P3	R/W	1	UART Module 3 Power Control  The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				<ul><li>Value Description</li><li>1 UART module 3 is powered, but does not receive a clock. In this case, the module is inactive.</li></ul>
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	UART Module 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
1	P1	R/W	1	UART Module 1 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 UART module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 UART module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Type	Reset	Description
0	P0	R/W	1	UART Module 70 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCUART, SCGCUART or DCGCUART bit is cleared.
				Value Description
				1 LIART module 0 is nowered, but does not receive a clock. In

- 1 UART module 0 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- UART module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current

# Register 120: Synchronous Serial Interface Power Control (PCSSI), offset 0x91C


The **PCSSI** register controls the power provided to the SSI modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the SRSSI register if the active mode changes and the corresponding bit in the RCGCSSI, SCGCSSI, or DCGCSSI register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

Note: The SSI modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Synchronous Serial Interface Power Control (PCSSI)

Base 0x400F.E000 Offset 0x91C

Type R/W, reset 0x0000.000F



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	P3	R/W	1	SSI Module 3 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCSSI, SCGCSSI or DCGCSSI bit is cleared.

- SSI module 3 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage
- SSI module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
2	P2	R/W	1	SSI Module 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCSSI</b> , <b>SCGCSSI</b> or <b>DCGCSSI</b> bit is cleared.
				Value Description
				1 SSI module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 SSI module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
1	P1	R/W	1	SSI Module 1 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCSSI</b> , <b>SCGCSSI</b> or <b>DCGCSSI</b> bit is cleared.
				Value Description
				1 SSI module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 SSI module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	SSI Module 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode <b>RCGCSSI</b> , <b>SCGCSSI</b> or <b>DCGCSSI</b> bit is cleared.
				Value Description
				1 SSI module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.

0

current.

SSI module 0 is not powered and does not receive a clock. In

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage

this case, the module's state is not retained.

# Register 121: Inter-Integrated Circuit Power Control (PCI2C), offset 0x920


The **PCI2C** register controls the power provided to the  $I^2C$  modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the **SRI2C** register if the active mode changes and the corresponding bit in the **RCGCI2C**, **SCGCI2C**, or **DCGCI2C** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The I<sup>2</sup>C modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

Inter-Integrated Circuit Power Control (PCI2C)

Base 0x400F.E000 Offset 0x920

Type R/W, reset 0x0000.003F



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	D5	₽/M	1	I <sup>2</sup> C Module 5 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.

- 1 I<sup>2</sup>C module 5 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- 0 I<sup>2</sup>C module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Type	Reset	Description
4	P4	R/W	1	I <sup>2</sup> C Module 4 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I <sup>2</sup> C module 4 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 I <sup>2</sup> C module 4 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	I <sup>2</sup> C Module 3 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I <sup>2</sup> C module 3 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 I <sup>2</sup> C module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	I <sup>2</sup> C Module 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I <sup>2</sup> C module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.

0

current.

I<sup>2</sup>C module 2 is not powered and does not receive a clock. In

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage

this case, the module's state is not retained.

Bit/Field	Name	Туре	Reset	Description
1	P1	R/W	1	I <sup>2</sup> C Module 1 Power Control  The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.
				Value Description
				1 I <sup>2</sup> C module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				0 I <sup>2</sup> C module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	I <sup>2</sup> C Module 0 Power Control  The value of this bit does not have meaning unless the corresponding, active mode RCGCI2C, SCGCI2C or DCGCI2C bit is cleared.

- 1 I<sup>2</sup>C module 0 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 I<sup>2</sup>C module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current

# Register 122: Universal Serial Bus Power Control (PCUSB), offset 0x928


The **PCUSB** register controls the power provided to the USB module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Hardware should perform a peripheral reset using the SRUSB register if the active mode changes and the corresponding bit in the RCGCUSB, SCGCUSB, or DCGCUSB register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

#### Universal Serial Bus Power Control (PCUSB)

Base 0x400F.E000 Offset 0x928

Dit/Fiold

Type R/W, reset 0x0000.0001



Bit/Field	Name	туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	USB Module Power Control

**USB Module Power Control** 

The value of this bit does not have meaning unless the corresponding. active mode RCGCUSB, SCGCUSB or DCGCUSB bit is cleared.

- The USB module is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage
- 0 The USB module is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.


# Register 123: Controller Area Network Power Control (PCCAN), offset 0x934

The **PCCAN** register controls the power provided to the CAN modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the **SRCAN** register if the active mode changes and the corresponding bit in the **RCGCCAN**, **SCGCCAN**, or **DCGCCAN** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

## Controller Area Network Power Control (PCCAN)

Base 0x400F.E000 Offset 0x934

Type R/W, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	P1	R/W	1	CAN Module 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCCAN, SCGCCAN or DCGCCAN bit is cleared.

- 1 CAN module 1 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 CAN module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
0	P0	R/W	1	CAN Module 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCCAN, SCGCCAN or DCGCCAN bit is cleared.

- 1 CAN module 0 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- O CAN module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

# Register 124: Analog-to-Digital Converter Power Control (PCADC), offset 0x938

The **PCADC** register controls the power provided to the ADC modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the **SRADC** register if the active mode changes and the corresponding bit in the **RCGCADC**, **SCGCADC**, or **DCGCADC** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The ADC modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.


Analog-to-Digital Converter Power Control (PCADC)

P1

R/W

Base 0x400F.E000 Offset 0x938

Type R/W, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

ADC Module 1 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCADC, SCGCADC or DCGCADC bit is cleared.

- 1 ADC module 1 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current
- O ADC module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.



Bit/Field	Name	Type	Reset	Description
0	P0	R/W	1	ADC Module 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCADC, SCGCADC or DCGCADC bit is cleared.

- ADC module 0 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- 0 ADC module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage

# Register 125: Analog Comparator Power Control (PCACMP), offset 0x93C


The **PCACMP** register controls the power provided to the analog comparator module. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding module's state is not retained. Hardware should perform a peripheral reset using the **SRACMP** register if the active mode changes and the corresponding bit in the **RCGCACMP**, **SCGCACMP**, or **DCGCACMP** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The analog comparator module does not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

#### Analog Comparator Power Control (PCACMP)

Base 0x400F.E000 Offset 0x93C

Type R/W, reset 0x0000.0001



Bit/Field	Name	туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PO	R/W	1	Analog Comparator Module 0 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCACMP, SCGCACMP or DCGCACMP bit is cleared.

- The analog comparator module is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- The analog comparator module is not powered and does not receive a clock. In this case, the module's state is not retained. This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

# Register 126: EEPROM Power Control (PCEEPROM), offset 0x958


The **PCEEPROM** register controls the power provided to the EEPROM module. Clearing the bit corresponding to the module indicates to the hardware that firmware requests that the peripheral be unpowered. When the bit in this register is set, the module's state is not retained. Hardware should perform a peripheral reset using the **SREEPROM** register if the active mode changes and the corresponding bit in the **RCGCEEPROM**, **SCGCEEPROM**, or **DCGCEEPROM** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The EEPROM module does not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

## EEPROM Power Control (PCEEPROM)

Base 0x400F.E000 Offset 0x958

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	P0	R/W	1	FFPROM Module Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCEEPROM, SCGCEEPROM or DCGCEEPROM bit is cleared.

- 1 The EEPROM module is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- The EEPROM module is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

# Register 127: 32/64-Bit Wide General-Purpose Timer Power Control (PCWTIMER), offset 0x95C


The **PCWTIMER** register controls the power provided to the 32/64-bit wide timer modules. Clearing the bit corresponding to one of the modules indicates to the hardware that firmware requests that the peripheral be unpowered. When a bit in this register is set, the corresponding modules state is not retained. Hardware should perform a peripheral reset using the **SRWTIMER** register if the active mode changes and the corresponding bit in the **RCGCWTIMER**, **SCGCWTIMER**, or **DCGCWTIMER** register is a 1 or the Pn bit is changed from a 0 to a 1. Software must re-initialize the module when re-enabled due to the loss of state.

**Note:** The timer modules do not currently have the ability to respond to the power down request. Setting a bit in this register has no effect on power consumption. This register is provided for future software compatibility.

32/64-Bit Wide General-Purpose Timer Power Control (PCWTIMER)

Base 0x400F.E000 Offset 0x95C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	P5	R/W	1	32/64-Bit Wide General-Purpose Timer 5 Power Control

The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.

- Timer module 5 is powered, but does not receive a clock. In this case, the module is inactive.
  - This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
- Timer module 5 is not powered and does not receive a clock. In this case, the module's state is not retained.
  - This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
4	P4	R/W	1	32/64-Bit Wide General-Purpose Timer 4 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				Timer module 4 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 4 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
3	P3	R/W	1	32/64-Bit Wide General-Purpose Timer 3 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				Timer module 3 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 3 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
2	P2	R/W	1	32/64-Bit Wide General-Purpose Timer 2 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				Timer module 2 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 2 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.

Bit/Field	Name	Туре	Reset	Description
1	P1	R/W	1	32/64-Bit Wide General-Purpose Timer 1 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				1 Timer module 1 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 1 is not powered and does not receive a clock. In this case, the module's state is not retained.
				This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage current.
0	P0	R/W	1	32/64-Bit Wide General-Purpose Timer 0 Power Control
				The value of this bit does not have meaning unless the corresponding, active mode RCGCWTIMER, SCGCWTIMER or DCGCWTIMER bit is cleared.
				Value Description
				1 Timer module 0 is powered, but does not receive a clock. In this case, the module is inactive.
				This configuration provides the second-lowest power consumption of the module because it consumes only leakage current.
				Timer module 0 is not powered and does not receive a clock. In this case, the module's state is not retained.

current.

This configuration provides the lowest power consumption state of the module because it consumes no dynamic nor leakage

# Register 128: Watchdog Timer Peripheral Ready (PRWD), offset 0xA00

The **PRWD** register indicates whether the watchdog modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCWD** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCWD** bit is changed. A reset change is initiated if the corresponding **SRWD** bit is changed from 0 to 1.

The **PRWD** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

## Watchdog Timer Peripheral Ready (PRWD)

Name


Type

Reset

Base 0x400F.E000

Bit/Field

Offset 0xA00 Type R/W, reset 0x0000.0000



31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	Watchdog Timer 1 Peripheral Ready
				Value Description  1 Watchdog module 1 is ready for access.
				Watchdog module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	Watchdog Timer 0 Peripheral Ready

Description

- 1 Watchdog module 0 is ready for access.
- 0 Watchdog module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 129: 16/32-Bit General-Purpose Timer Peripheral Ready (PRTIMER), offset 0xA04

The **PRTIMER** register indicates whether the timer modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCTIMER** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCTIMER** bit is changed. A reset change is initiated if the corresponding **SRTIMER** bit is changed from 0 to 1.

The **PRTIMER** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

16/32-Bit General-Purpose Timer Peripheral Ready (PRTIMER)

Base 0x400F.E000 Offset 0xA04

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	reserved															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								R5	R4	R3	R2	R1	R0		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	16/32-Bit General-Purpose Timer 5 Peripheral Ready
				Value Description
				1 16/32-bit timer module 5 is ready for access.
				16/32-bit timer module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
4	R4	R/W	0	16/32-Bit General-Purpose Timer 4 Peripheral Ready
				Value Description
				1 16/32-bit timer module 4 is ready for access.
				0 16/32-bit timer module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	16/32-Bit General-Purpose Timer 3 Peripheral Ready

- 1 16/32-bit timer module 3 is ready for access.
- 0 16/32-bit timer module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.



Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	16/32-Bit General-Purpose Timer 2 Peripheral Ready
				Value Description
				1 16/32-bit timer module 2 is ready for access.
				0 16/32-bit timer module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	16/32-Bit General-Purpose Timer 1 Peripheral Ready
				Value Description
				1 16/32-bit timer module 1 is ready for access.
				16/32-bit timer module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	16/32-Bit General-Purpose Timer 0 Peripheral Ready
				Value Description
				1 16/32 bit timer module 0 is ready for access

- 1 16/32-bit timer module 0 is ready for access.
- 0 16/32-bit timer module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 130: General-Purpose Input/Output Peripheral Ready (PRGPIO), offset 0xA08

The **PRGPIO** register indicates whether the GPIO modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCGPIO** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCGPIO** bit is changed. A reset change is initiated if the corresponding **SRGPIO** bit is changed from 0 to 1.

The **PRGPIO** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

General-Purpose Input/Output Peripheral Ready (PRGPIO)

Base 0x400F.E000 Offset 0xA08

Type R/W, reset 0x0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							rese	rved I							
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	RO 0 15 reserved	RO RO 0 15 14 reserved R14 RO R/W	RO RO RO 0 0 15 14 13 reserved R14 R13 RO R/W R/W	RO         RO         RO         RO           0         0         0         0           15         14         13         12           reserved         R14         R13         R12           RO         R/W         R/W         R/W	RO RO RO RO RO O O O O O O O O O O O O	RO         RW         RW         RW         RW         RW         RW	RO         RO<	RO         RO<	RO         RO<	reserved           RO O RO RO O O O O O O O O O O O O O O	RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	reserved           RO O RO RO O O O O O O O O O O O O O O	reserved           RO O RO RO RO O O O O O O O O O O O O O	reserved           RO O RO RO O O O O O O O O O O O O O O	reserved           RO O D D D D D D D D D D D D D D D D D D

Bit/Field	Name	Type	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	R14	R/W	0	GPIO Port Q Peripheral Ready
				Value Description
				1 GPIO Port Q is ready for access.
				O GPIO Port Q is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
13	R13	R/W	0	GPIO Port P Peripheral Ready
				Value Description
				1 GPIO Port P is ready for access.
				O GPIO Port P is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
12	R12	R/W	0	GPIO Port N Peripheral Ready

- 1 GPIO Port N is ready for access.
- 0 GPIO Port N is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.



Bit/Field	Name	Туре	Reset	Description
11	R11	R/W	0	GPIO Port M Peripheral Ready
				Value Description
				1 GPIO Port M is ready for access.
				O GPIO Port M is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
10	R10	R/W	0	GPIO Port L Peripheral Ready
				Value Description
				1 GPIO Port L is ready for access.
				O GPIO Port L is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
9	R9	R/W	0	GPIO Port K Peripheral Ready
				Value Description
				1 GPIO Port K is ready for access.
				0 GPIO Port K is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
8	R8	R/W	0	GPIO Port J Peripheral Ready
				Value Description
				1 GPIO Port J is ready for access.
				0 GPIO Port J is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
7	R7	R/W	0	GPIO Port H Peripheral Ready
				Value Description
				1 GPIO Port H is ready for access.
				0 GPIO Port H is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
6	R6	R/W	0	GPIO Port G Peripheral Ready
				Value Description
				1 GPIO Port G is ready for access.
				0 GPIO Port G is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
5	R5	R/W	0	GPIO Port F Peripheral Ready
				Value Description
				1 GPIO Port F is ready for access.
				O GPIO Port F is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	GPIO Port E Peripheral Ready
				Value Description
				1 GPIO Port E is ready for access.
				O GPIO Port E is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	GPIO Port D Peripheral Ready
				Value Description
				1 GPIO Port D is ready for access.
				O GPIO Port D is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
2	R2	R/W	0	GPIO Port C Peripheral Ready
				Value Description
				1 GPIO Port C is ready for access.
				O GPIO Port C is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	GPIO Port B Peripheral Ready
				Value Description
				1 GPIO Port B is ready for access.
				O GPIO Port B is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	GPIO Port A Peripheral Ready
				Value Description
				1 GPIO Port A is ready for access.
				CDIO Port A is not ready for access. It is upplicated uppowered

GPIO Port A is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 131: Micro Direct Memory Access Peripheral Ready (PRDMA), offset 0xA0C


The **PRDMA** register indicates whether the  $\mu$ DMA module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCDMA** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCDMA** bit is changed. A reset change is initiated if the corresponding **SRDMA** bit is changed from 0 to 1.

The **PRDMA** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Micro Direct Memory Access Peripheral Ready (PRDMA)

Base 0x400F.E000 Offset 0xA0C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	μDMA Module Peripheral Ready

- 1 The μDMA module is ready for access.
- The μDMA module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 132: Hibernation Peripheral Ready (PRHIB), offset 0xA14


The **PRHIB** register indicates whether the Hibernation module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCHIB** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCHIB** bit is changed. A reset change is initiated if the corresponding **SRHIB** bit is changed from 0 to 1.

The **PRHIB** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Hibernation Peripheral Ready (PRHIB)

Base 0x400F.E000

Offset 0xA14 Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	1	Hibernation Module Peripheral Ready

- 1 The Hibernation module is ready for access.
- The Hibernation module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 133: Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART), offset 0xA18

The **PRUART** register indicates whether the UART modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCUART** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCUART** bit is changed. A reset change is initiated if the corresponding **SRUART** bit is changed from 0 to 1.

The **PRUART** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Universal Asynchronous Receiver/Transmitter Peripheral Ready (PRUART)

Base 0x400F.E000 Offset 0xA18

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved I				I			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved I			1	R7	R6	R5	R4	R3	R2	R1	R0
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	R7	R/W	0	UART Module 7 Peripheral Ready
				Value Description
				1 UART module 7 is ready for access.
				0 UART module 7 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
6	R6	R/W	0	UART Module 6 Peripheral Ready
				Value Description
				1 UART module 6 is ready for access.
				0 UART module 6 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
5	R5	R/W	0	UART Module 5 Peripheral Ready

- 1 UART module 5 is ready for access.
- 0 UART module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Туре	Reset	Description
4	R4	R/W	0	UART Module 4 Peripheral Ready
				Value Description
				1 UART module 4 is ready for access.
				0 UART module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	UART Module 3 Peripheral Ready
				Value Description
				1 UART module 3 is ready for access.
				0 UART module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
2	R2	R/W	0	UART Module 2 Peripheral Ready
				Value Description
				1 UART module 2 is ready for access.
				0 UART module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	UART Module 1 Peripheral Ready
				Value Description
				1 UART module 1 is ready for access.
				0 UART module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	UART Module 0 Peripheral Ready
				Value Description
				1 UART module 0 is ready for access.
				0 UART module 0 is not ready for access. It is unclocked,

## Register 134: Synchronous Serial Interface Peripheral Ready (PRSSI), offset 0xA1C

The PRSSI register indicates whether the SSI modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCSSI bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCSSI bit is changed. A reset change is initiated if the corresponding SRSSI bit is changed from 0 to 1.

The PRSSI bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Synchronous Serial Interface Peripheral Ready (PRSSI)

Base 0x400F.E000

Offset 0xA1C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved I				I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•			rese	rved						R3	R2	R1	R0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	R3	R/W	0	SSI Module 3 Peripheral Ready
				Value Description
				1 SSI module 3 is ready for access.
				SSI module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
2	R2	R/W	0	SSI Module 2 Peripheral Ready
				Value Description
				1 SSI module 2 is ready for access.
				SSI module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	SSI Module 1 Peripheral Ready

- SSI module 1 is ready for access.
- SSI module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Type	Reset	Description
0	R0	R/W	0	SSI Module 0 Peripheral Ready

- 1 SSI module 0 is ready for access.
- O SSI module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 135: Inter-Integrated Circuit Peripheral Ready (PRI2C), offset 0xA20

The **PRI2C** register indicates whether the I<sup>2</sup>C modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCI2C** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCI2C** bit is changed. A reset change is initiated if the corresponding **SRI2C** bit is changed from 0 to 1.

The **PRI2C** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Inter-Integrated Circuit Peripheral Ready (PRI2C)

Base 0x400F.E000 Offset 0xA20


3

R3

R/W

0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	I <sup>2</sup> C Module 5 Peripheral Ready
				Value Description
				1 I <sup>2</sup> C module 5 is ready for access.
				0 I <sup>2</sup> C module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
4	R4	R/W	0	I <sup>2</sup> C Module 4 Peripheral Ready
				Value Description
				1 I <sup>2</sup> C module 4 is ready for access.
				0 I <sup>2</sup> C module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

### Value Description

I<sup>2</sup>C Module 3 Peripheral Ready

- 1 I<sup>2</sup>C module 3 is ready for access.
- 0 I<sup>2</sup>C module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	I <sup>2</sup> C Module 2 Peripheral Ready
				Value Description  1 I <sup>2</sup> C module 2 is ready for access.  0 I <sup>2</sup> C module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	I <sup>2</sup> C Module 1 Peripheral Ready  Value Description
				<ul> <li>1 I<sup>2</sup>C module 1 is ready for access.</li> <li>0 I<sup>2</sup>C module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.</li> </ul>
0	R0	R/W	0	I <sup>2</sup> C Module 0 Peripheral Ready
				Value Description
				1 I <sup>2</sup> C module 0 is ready for access.
				0 I <sup>2</sup> C module 0 is not ready for access. It is unclocked, unpowered,

or in the process of completing a reset sequence.

# Register 136: Universal Serial Bus Peripheral Ready (PRUSB), offset 0xA28


The **PRUSB** register indicates whether the USB module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCUSB bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCUSB bit is changed. A reset change is initiated if the corresponding SRUSB bit is changed from 0 to 1.

The **PRUSB** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Universal Serial Bus Peripheral Ready (PRUSB)

Base 0x400F.E000

Offset 0xA28
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	USB Module Peripheral Ready

- The USB module is ready for access.
- 0 The USB module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 137: Controller Area Network Peripheral Ready (PRCAN), offset 0xA34


The **PRCAN** register indicates whether the CAN modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCCAN** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCCAN** bit is changed. A reset change is initiated if the corresponding **SRCAN** bit is changed from 0 to 1.

The **PRCAN** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Controller Area Network Peripheral Ready (PRCAN)

Base 0x400F.E000 Offset 0xA34

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	CAN Module 1 Peripheral Ready
				Value Description
				1 CAN module 1 is ready for access.
				O CAN module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	CAN Module 0 Peripheral Ready

- 1 CAN module 0 is ready for access.
- O CAN module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 138: Analog-to-Digital Converter Peripheral Ready (PRADC), offset 0xA38


The **PRADC** register indicates whether the ADC modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCADC** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCADC** bit is changed. A reset change is initiated if the corresponding **SRADC** bit is changed from 0 to 1.

The **PRADC** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

Analog-to-Digital Converter Peripheral Ready (PRADC)

Base 0x400F.E000 Offset 0xA38

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	R1	R/W	0	ADC Module 1 Peripheral Ready
				Value Description
				1 ADC module 1 is ready for access.
				O ADC module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	ADC Module 0 Peripheral Ready

- 1 ADC module 0 is ready for access.
- 0 ADC module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

## Register 139: Analog Comparator Peripheral Ready (PRACMP), offset 0xA3C


The **PRACMP** register indicates whether the analog comparator module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCACMP** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCACMP** bit is changed. A reset change is initiated if the corresponding **SRACMP** bit is changed from 0 to 1.

The **PRACMP** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

### Analog Comparator Peripheral Ready (PRACMP)

Base 0x400F.E000 Offset 0xA3C

Offset 0xA3C Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	Analog Comparator Module 0 Peripheral Ready

- 1 The analog comparator module is ready for access.
- The analog comparator module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 140: EEPROM Peripheral Ready (PREEPROM), offset 0xA58


The **PREEPROM** register indicates whether the EEPROM module is ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding PCEEPROM bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding RCGCEEPROM bit is changed. A reset change is initiated if the corresponding **SREEPROM** bit is changed from 0 to 1.

The **PREEPROM** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

### EEPROM Peripheral Ready (PREEPROM)

Base 0x400F.E000

Offset 0xA58
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	R0	R/W	0	EEPROM Module Peripheral Ready

- The EEPROM module is ready for access.
- 0 The EEPROM module is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

# Register 141: 32/64-Bit Wide General-Purpose Timer Peripheral Ready (PRWTIMER), offset 0xA5C

The **PRWTIMER** register indicates whether the timer modules are ready to be accessed by software following a change in status of power, Run mode clocking, or reset. A power change is initiated if the corresponding **PCWTIMER** bit is changed from 0 to 1. A Run mode clocking change is initiated if the corresponding **RCGCWTIMER** bit is changed. A reset change is initiated if the corresponding **SRWTIMER** bit is changed from 0 to 1.

The **PRWTIMER** bit is cleared on any of the above events and is not set again until the module is completely powered, enabled, and internally reset.

32/64-Bit Wide General-Purpose Timer Peripheral Ready (PRWTIMER)

Base 0x400F.E000 Offset 0xA5C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved				l			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved						R5	R4	R3	R2	R1	R0				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	R5	R/W	0	32/64-Bit Wide General-Purpose Timer 5 Peripheral Ready
				Value Description
				1 32/64-bit wide timer module 5 is ready for access.
				32/64-bit wide timer module 5 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
4	R4	R/W	0	32/64-Bit Wide General-Purpose Timer 4 Peripheral Ready
				Value Description
				1 32/64-bit wide timer module 4 is ready for access.
				32/64-bit wide timer module 4 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
3	R3	R/W	0	32/64-Bit Wide General-Purpose Timer 3 Peripheral Ready

- 1 32/64-bit wide timer module 3 is ready for access.
- 32/64-bit wide timer module 3 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.



Bit/Field	Name	Туре	Reset	Description
2	R2	R/W	0	32/64-Bit Wide General-Purpose Timer 2 Peripheral Ready
				Value Description  1 32/64-bit wide timer module 2 is ready for access.
				32/64-bit wide timer module 2 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
1	R1	R/W	0	32/64-Bit Wide General-Purpose Timer 1 Peripheral Ready
				Value Description
				1 32/64-bit wide timer module 1 is ready for access.
				32/64-bit wide timer module 1 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
0	R0	R/W	0	32/64-Bit Wide General-Purpose Timer 0 Peripheral Ready
				Value Description
				1 32/64-bit wide timer module 0 is ready for access.
				32/64-bit wide timer module 0 is not ready for access. It is unclocked, unpowered, or in the process of completing a reset

sequence.

# 6 System Exception Module

This module is an AHB peripheral that handles system-level Cortex-M4 FPU exceptions. For functions with registers mapped into this aperture; if the function is not available on a device, then all writes to the associated registers are ignored and reads return zeros.

# **6.1** Functional Description

The System Exception module provides control and status of the system-level interrupts. All the interrupt events are ORed together before being sent to the interrupt controller, so the System Exception module can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the System Exception Masked Interrupt Status (SYSEXCMIS) register. The interrupt events that can trigger a controller-level interrupt are defined in the System Exception Interrupt Mask (SYSEXCIM) register by setting the corresponding interrupt mask bits. If interrupts are not used, the raw interrupt status is always visible via the System Exception Raw Interrupt Status (SYSEXCRIS) register. Interrupts are always cleared (for both the SYSEXCMIS and SYSEXCRIS registers) by writing a 1 to the corresponding bit in the System Exception Interrupt Clear (SYSEXCIC) register.

# 6.2 Register Map

Table 6-1 on page 488 lists the System Exception module registers. The offset listed is a hexadecimal increment to the register's address, relative to the System Exception base address of 0x400F.9000.

**Note:** Spaces in the System Exception register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 6-1. System Exception Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SYSEXCRIS	RO	0x0000.0000	System Exception Raw Interrupt Status	489
0x004	SYSEXCIM	R/W	0x0000.0000	System Exception Interrupt Mask	491
0x008	SYSEXCMIS	RO	0x0000.0000	System Exception Masked Interrupt Status	493
0x00C	SYSEXCIC	W1C	0x0000.0000	System Exception Interrupt Clear	495

# 6.3 Register Descriptions


All addresses given are relative to the System Exception base address of 0x400F.9000.

# Register 1: System Exception Raw Interrupt Status (SYSEXCRIS), offset 0x000

The SYSEXCRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

System Exception Raw Interrupt Status (SYSEXCRIS)

Base 0x400F.9000 Offset 0x000 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IXCRIS	RO	0	Inexact Exception Raw Interrupt Status
				Value Description
				0 No interrupt
				1 An inexact exception has occurred.
				This bit is cleared by writing a 1 to the IXCIC bit in the SYSEXCIC register.
4	OFCRIS	RO	0	Overflow Exception Raw Interrupt Status
				Value Description
				0 No interrupt
				1 An overflow exception has occurred.
				This bit is cleared by writing a 1 to the OFCIC bit in the SYSEXCIC register.
3	UFCRIS	RO	0	Underflow Exception Raw Interrupt Status
				Value Description
				0 No interrupt

An underflow exception has occurred. This bit is cleared by writing a 1 to the UFCIC bit in the SYSEXCIC

Bit/Field	Name	Туре	Reset	Description
2	IOCRIS	RO	0	Invalid Operation Raw Interrupt Status
				Value Description
				0 No interrupt
				1 An invalid operation exception has occurred.
				This bit is cleared by writing a 1 to the <code>IOCIC</code> bit in the <b>SYSEXCIC</b> register.
1	DZCRIS	RO	0	Divide By 0 Exception Raw Interrupt Status
				Value Description
				0 No interrupt
				1 A divide by 0 exception has occurred.
				This bit is cleared by writing a 1 to the ${\tt DZCIC}$ bit in the $\textbf{SYSEXCIC}$ register.
0	IDCRIS	RO	0	Input Denormal Exception Raw Interrupt Status
				Value Description
				0 No interrupt
				1 An input denormal exception has occurred.
				This hit is cleared by writing a 1 to the IDCIC hit in the SYSEYCIC

This bit is cleared by writing a 1 to the  ${\tt IDCIC}$  bit in the  ${\tt SYSEXCIC}$  register.

## Register 2: System Exception Interrupt Mask (SYSEXCIM), offset 0x004


The SYSEXCIM register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

System Exception Interrupt Mask (SYSEXCIM)

Base 0x400F.9000 Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	R/W	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IXCIM	R/W	0	Inexact Exception Interrupt Mask
				Value Description
				O The IXCRIS interrupt is suppressed and not sent to the interrupt controller.
				An interrupt is sent to the interrupt controller when the ISCRIS bit in the SYSEXCRIS register is set.
4	OFCIM	R/W	0	Overflow Exception Interrupt Mask
				Value Description
				O The OFCIS interrupt is suppressed and not sent to the interrupt controller.
				An interrupt is sent to the interrupt controller when the OFCRIS bit in the <b>SYSEXCRIS</b> register is set.
3	UFCIM	R/W	0	Underflow Exception Interrupt Mask
				Value Description

- The UFCRIS interrupt is suppressed and not sent to the interrupt 0 controller.
- 1 An interrupt is sent to the interrupt controller when the UFCRIS bit in the SYSEXCRIS register is set.

Bit/Field	Name	Туре	Reset	Description
2	IOCIM	R/W	0	Invalid Operation Interrupt Mask
				<ul> <li>Value Description</li> <li>The IOCRIS interrupt is suppressed and not sent to the interrupt controller.</li> <li>An interrupt is sent to the interrupt controller when the IOCRIS bit in the SYSEXCRIS register is set.</li> </ul>
1	DZCIM	R/W	0	Divide By 0 Exception Interrupt Mask  Value Description  0 The DZCRIS interrupt is suppressed and not sent to the interrupt controller.  1 An interrupt is sent to the interrupt controller when the DZCRIS bit in the SYSEXCRIS register is set.
0	IDCIM	R/W	0	Input Denormal Exception Interrupt Mask  Value Description  O The IDCRIS interrupt is suppressed and not sent to the interrupt controller.

An interrupt is sent to the interrupt controller when the  ${\tt IDCRIS}$  bit in the  ${\tt SYSEXCRIS}$  register is set.

## Register 3: System Exception Masked Interrupt Status (SYSEXCMIS), offset 800x0


The SYSEXCMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

System Exception Masked Interrupt Status (SYSEXCMIS)

Base 0x400F.9000

Offset 0x008

Type RO, reset 0x0000.0000



register.

Bit/Field	Name	Туре	Reset	Description
2	IOCMIS	RO	0	Invalid Operation Masked Interrupt Status
				Value Description  O An interrupt has not occurred or is masked.  An unmasked interrupt was signaled due to an invalid operation.  This bit is cleared by writing a 1 to the IOCIC bit in the SYSEXCIC register.
1	DZCMIS	RO	0	Divide By 0 Exception Masked Interrupt Status  Value Description  O An interrupt has not occurred or is masked.  An unmasked interrupt was signaled due to a divide by 0 exception.
				This bit is cleared by writing a 1 to the ${\tt DZCIC}$ bit in the $\textbf{SYSEXCIC}$ register.
0	IDCMIS	RO	0	Input Denormal Exception Masked Interrupt Status
				Value Description  O An interrupt has not occurred or is masked.
				An unmasked interrupt was signaled due to an input denormal exception.


This bit is cleared by writing a 1 to the  ${\tt IDCIC}$  bit in the  ${\tt SYSEXCIC}$  register.

# Register 4: System Exception Interrupt Clear (SYSEXCIC), offset 0x00C

The SYSEXCIC register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

System Exception Interrupt Clear (SYSEXCIC)

Base 0x400F.9000 Offset 0x00C Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	W1C	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IXCIC	W1C	0	Inexact Exception Interrupt Clear Writing a 1 to this bit clears the IXCRIS bit in the SYSEXCRIS register and the IXCMIS bit in the SYSEXCMIS register.
4	OFCIC	W1C	0	Overflow Exception Interrupt Clear Writing a 1 to this bit clears the OFCRIS bit in the SYSEXCRIS register and the OFCMIS bit in the SYSEXCMIS register.
3	UFCIC	W1C	0	Underflow Exception Interrupt Clear Writing a 1 to this bit clears the UFCRIS bit in the SYSEXCRIS register and the UFCMIS bit in the SYSEXCMIS register.
2	IOCIC	W1C	0	Invalid Operation Interrupt Clear  Writing a 1 to this bit clears the IOCRIS bit in the SYSEXCRIS register and the IOCMIS bit in the SYSEXCMIS register.
1	DZCIC	W1C	0	Divide By 0 Exception Interrupt Clear  Writing a 1 to this bit clears the DZCRIS bit in the SYSEXCRIS register and the DZCMIS bit in the SYSEXCMIS register.
0	IDCIC	W1C	0	Input Denormal Exception Interrupt Clear Writing a 1 to this bit clears the IDCRIS bit in the SYSEXCRIS register and the IDCMIS bit in the SYSEXCMIS register.

# 7 Hibernation Module

The Hibernation Module manages removal and restoration of power to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation module remaining powered. Power can be restored based on an external signal or at a certain time using the built-in Real-Time Clock (RTC). The Hibernation module can be independently supplied from a battery or an auxiliary power supply.

The Hibernation module has the following features:

- 32-bit real-time seconds counter (RTC) with 1/32,768 second resolution
  - 32-bit RTC seconds match register and 15-bit sub seconds match for timed wake-up and interrupt generation with 1/32,768 second resolution
  - RTC predivider trim for making fine adjustments to the clock rate
- Two mechanisms for power control
  - System power control using discrete external regulator
  - On-chip power control using internal switches under register control
- Dedicated pin for waking using an external signal
- RTC operational and hibernation memory valid as long as V<sub>BAT</sub> is valid
- Low-battery detection, signaling, and interrupt generation, with optional wake on low battery
- GPIO pin state can be retained during hibernation
- Clock source from a 32.768-kHz external crystal or oscillator
- 16 32-bit words of battery-backed memory to save state during hibernation
- Programmable interrupts for RTC match, external wake, and low battery events

# 7.1 Block Diagram

HIBCTL.CLK32EN Clock Source for System Clock XOSC0 Pre-Divider Interrupts HIBIM HIBRTCT XOSC1 Interrupts **HIBRIS** to CPU HIBMIS HIBIC RTC HIBRTCC Battery-Backed MATCH HIBRTCLD Memory HIBRTCM0 16 words HIBRTCSS ► RTCCLK HIBDATA HIBCTL.RTCEN HIBCTL.MEMPD WAKE LOWBAT Power Low Battery HIB  $V_{BAT}$ Sequence Detect Logic HIBCTL.LOWBATEN HIBCTL.PWRCUT HIBCTL.VBATSEL HIBCTL.RTCWEN HIBCTL.BATCHK HIBCTL.EXTWEN HIBCTL.VABORT HIBCTL.HIBREQ HIBCTL.BATWKEN

Figure 7-1. Hibernation Module Block Diagram

# 7.2 Signal Description

The following table lists the external signals of the Hibernation module and describes the function of each.

The RTCCLK signal is an alternate function for a GPIO signal and defaults to be a GPIO signal at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the RTCCLK signal. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control (GPIOPCTL) register (page 687) to assign the RTCCLK signal to the specified GPIO port pin. In addition, the AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 669) should be set to choose the RTCCLK function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646.

The remaining signals have a fixed pin assignment and function.

Table 7-1. Signals for Hibernate (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
GNDX	53	fixed	_		GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.

Table 7-1. Signals for Hibernate (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
HIB	51	fixed	0	TTL	An output that indicates the processor is in Hibernate mode.
VBAT	55	fixed	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
WAKE	50	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
XOSC0	52	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.
XOSC1	54	fixed	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 7.3 Functional Description

The Hibernation module provides two mechanisms for power control:

- The first mechanism controls the power to the microcontroller with a control signal (HIB) that signals an external voltage regulator to turn on or off.
- The second mechanism uses internal switches to control power to the Cortex-M4F as well as to most analog and digital functions while retaining I/O pin power (VDD3ON mode).

The Hibernation module power source is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source ( $V_{DD}$ ) or the battery/auxilliary voltage source ( $V_{BAT}$ ). The Hibernation module also has an independent clock source to maintain a real-time clock (RTC) when the system clock is powered down. Hibernation mode can be entered through one of two ways:

- The user initiates hibernation by setting the HIBREQ bit in the **Hibernation Control (HIBCTL)** register
- Power is arbitrarily removed from V<sub>DD</sub> while a valid V<sub>BAT</sub> is applied

Once in hibernation, the module signals an external voltage regulator to turn the power back on when an external pin ( $\overline{\text{WAKE}}$ ) is asserted or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low and optionally prevent hibernation or wake from hibernation when this occurs.

When waking from hibernation, the  $\overline{\mathtt{HIB}}$  signal is deasserted. The return of  $V_{DD}$  causes a POR to be executed. The time from when the  $\overline{\mathtt{WAKE}}$  signal is asserted to when code begins execution is equal to the wake-up time ( $t_{WAKE\_TO\_HIB}$ ) plus the power-on reset time ( $t_{POR}$ ).

# 7.3.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, hibernation registers must be written only with a timing gap between accesses. The delay time is  $t_{HIB\_REG\_ACCESS}$ , therefore



software must guarantee that this delay is inserted between back-to-back writes to Hibernation registers or between a write followed by a read. The wc interrupt in the **HIBMIS** register can be used to notify the application when the Hibernation modules registers can be accessed. Alternatively, software may make use of the wrc bit in the **Hibernation Control (HIBCTL)** register to ensure that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **HIBCTL** for wrc=1 prior to accessing any hibernation register.

Back-to-back reads from Hibernation module registers have no timing restrictions. Reads are performed at the full peripheral clock rate.

### 7.3.2 Hibernation Clock Source

In systems where the Hibernation module is used to put the microcontroller into hibernation, the module must be clocked by an external source that is independent from the main system clock, even if the RTC feature is not used. An external oscillator or crystal is used for this purpose. To use a crystal, a 32.768-kHz crystal is connected to the xosco and xosco pins. Alternatively, a 32.768-kHz oscillator can be connected to the xosco pin, leaving xosco unconnected. Care must be taken that the voltage amplitude of the 32.768-kHz oscillator is less than  $V_{BAT}$ , otherwise, the Hibernation module may draw power from the oscillator and not  $V_{BAT}$  during hibernation. See Figure 7-2 on page 500 and Figure 7-3 on page 500.

The Hibernation clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The CLK32EN bit must be set before accessing any other Hibernation module register. If a crystal is used for the clock source, the software must leave a delay of  $t_{HIBOSC\_START}$  after writing to the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed. When using an external clock source, the OSCBYP bit in the **HIBCTL** register should be set. When using a crystal clock source, the GNDX pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise as shown in Figure 7-2 on page 500. When using an external clock source, the GNDX pin should be connected to GND.




Figure 7-2. Using a Crystal as the Hibernation Clock Source with a Single Battery Source


**Note:**  $X_1 = \text{Crystal frequency is } f_{XOSC\_XTAL}.$ 

C<sub>1,2</sub> = Capacitor value derived from crystal vendor load capacitance specifications.

 $R_{PU}$  = Pull-up resistor is 200 k $\Omega$ 

See "Hibernation Clock Source Specifications" on page 1198 for specific parameter values.

Figure 7-3. Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON Mode



**Note:**  $R_{PU}$  = Pull-up resistor is 1 M $\Omega$ 


# 7.3.3 System Implementation

Several different system configurations are possible when using the Hibernation module:

- Using a single battery source, where the battery provides both V<sub>DD</sub> and V<sub>BAT</sub>, as shown in Figure 7-2 on page 500.
- Using the VDD3ON mode, where V<sub>DD</sub> continues to be powered in hibernation, allowing the GPIO pins to retain their states, as shown in Figure 7-3 on page 500. In this mode, V<sub>DDC</sub> is powered off internally.

- Using separate sources for V<sub>DD</sub> and V<sub>BAT</sub>. In this mode, additional circuitry is required for system start-up without a battery or with a depleted battery, see the schematics for the EK-LM4F232 board for more information.
- Using a regulator to provide both V<sub>DD</sub> and V<sub>BAT</sub> with a switch enabled by HIB to remove V<sub>DD</sub> during hibernation as shown in Figure 7-4 on page 501.

Figure 7-4. Using a Regulator for Both V<sub>DD</sub> and V<sub>BAT</sub>



Adding external capacitance to the  $V_{BAT}$  supply reduces the accuracy of the low battery measurement and should be avoided if possible. The diagrams referenced in this section only show the connection to the Hibernation pins and not to the full system.

If the application does not require the use of the Hibernation module, refer to "Connections for Unused Signals" on page 1189. In this situation, the HIB bit in the Run Mode Clock Gating Control Register 0 (RCGC0) and the Hibernation Run Mode Clock Gating Control (RCGCHIB) registers must be cleared, disabling the system clock to the Hibernation module and Hibernation module registers are not accessible.

# 7.3.4 Battery Management

**Important:** System-level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.

The Hibernation module can be independently powered by a battery or an auxiliary power source using the  $\mathtt{VBAT}$  pin. The module can monitor the voltage level of the battery and detect when the voltage drops below  $\mathtt{V}_{\mathtt{LOWBAT}}$ . The voltage threshold can be between 1.9 V and 2.5 V and is configured using the  $\mathtt{VBATSEL}$  field in the **HIBCTL** register. The module can also be configured so that it does not go into Hibernate mode if the battery voltage drops below this threshold. In addition, battery voltage is monitored while in hibernation, and the microcontroller can be configured to wake from hibernation if the battery voltage goes below the threshold using the BATWKEN bit in the **HIBCTL** register.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBCTL** register is set when the battery level is low. If the VABORT bit in the **HIBCTL** register

is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 504).

Note that the Hibernation module draws power from whichever source ( $V_{BAT}$  or  $V_{DD}$ ) has the higher voltage. Therefore, it is important to design the circuit to ensure that  $V_{DD}$  is higher that  $V_{BAT}$  under nominal conditions or else the Hibernation module draws power from the battery even when  $V_{DD}$  is available.

### 7.3.5 Real-Time Clock

The Hibernation module includes a real-time clock that consists of a 32-bit seconds counter and a 15-bit sub seconds counter. The clock signal from the 32.768-kHz Hibernation oscillator provides the clock source for the RTC. A buffered version of the 32.768-kHz signal is available on the RTCCLK output. The RTC counters are reset by the Hibernation module reset. The RTC 32-bit seconds counter can be set by the user using the **Hibernation RTC Load (HIBRTCLD)** register. When the 32-bit seconds counter is set, the 15-bit sub second counter is cleared. The RTC value can be read by first reading the **HIBRTCC** register, reading the RTCSSC field in the **Hibernation RTC Sub Seconds (HIBRTCSS)** register, and then rereading the **HIBRTCC** register. If the two values for **HIBRTCC** are equal, the read is valid.

The Hibernation module also includes a 32-bit match register and a 15-bit field (RTCSSM) in the **HIBRTCSS** register that are compared to the value of the RTC 32-bit counter and 15-bit sub seconds counter. When a match occurs, the processor can be programmed to wake from Hibernation mode and/or to generate an interrupt to the processor. The match interrupt generation takes priority over the interrupt clear. Therefore, writes to the RTCALTO bit in the **Hibernation Interrupt Clear (HIBIC)** register do not clear the bit if the RTC equals the match value. The match interrupt is cleared when the RTC is disabled using the RTCEN bit in the **HIBCTL** register.

The RTC counting rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register, **HIBRTCT**. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds, when bits [5:0] in the **HIBRTCC** register change from 0x00 to 0x01, to divide the input clock. This configuration allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate and down from 0x7FFF in order to speed up the RTC rate.

Care must be taken when using trim values that are near to the sub seconds match value in the **HIBRTCSS** register. It is possible when using trim values above 0x7FFF to receive two match interrupts for the same counter value. In addition, it is possible when using trim values below 0x7FFF to miss a match interrupt.

In the case of a trim value above 0x7FFF, when the RTCSSC value in the **HIBRTCSS** register reaches 0x7FFF, the RTCC value increments from 0x0 to 0x1 while the RTCSSC value is decreased by the trim amount. The RTCSSC value is counted up again to 0x7FFF before rolling over to 0x0 to begin counting up again. If the match value is within this range, the match interrupt is triggered twice. For example, as shown in Table 7-2 on page 502, if the match interrupt was configured with RTCM0=0x1 and RTCSSM=0x7FFD, two interrupts would be triggered.

Table 7-2. Counter Behavior with a TRIM Value of 0x8003

RTCC [6:0]	RTCSSC
0x00	0x7FFD
0x00	0x7FFE
0x00	0x7FFF

Table 7-2. Counter Behavior with a TRIM Value of 0x8003 (continued)

RTCC [6:0]	RTCSSC
0x01	0x7FFC
0x01	0x7FFD
0x01	0x7FFE
0x01	0x7FFF
0x01	0x0
0x01	0x1
-	-
0x01	0x7FFB
0x01	0x7FFC
0x01	0x7FFD
0x01	0x7FFE
0x01	0x7FFF
0x02	0x0

In the case of a trim value below 0x7FFF, the RTCSSC value is advanced from 0x7FFF to the trim value while the RTCC value is incremented from 0x0 to 0x1. If the match value is within that range, the match interrupt is not triggered. For example, as shown in Table 7-3 on page 503, if the match interrupt was configured with RTCM0=0x1 and RTCSSM=0x2, an interrupt would never be triggered.

Table 7-3. Counter Behavior with a TRIM Value of 0x7FFC

RTCC [6:0]	RTCSSC
0x00	0x7FFD
0x00	0x7FFE
0x00	0x7FFF
0x01	0x3
0x01	0x4
0x01	0x5

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 504). As long as the RTC is enabled and a valid  $V_{BAT}$  is present, the RTC continues counting, regardless of whether  $V_{DD}$  is present or if the part is in hibernation.

### 7.3.6 Battery-Backed Memory

The Hibernation module contains 16 32-bit words of memory that are powered from the battery or auxiliary power supply and therefore retained during hibernation. The processor software can save state information in this memory prior to hibernation and recover the state upon waking. The battery-backed memory can be accessed through the **HIBDATA** registers. If both  $V_{DD}$  and  $V_{BAT}$  are removed, the contents of the **HIBDATA** registers are not retained.

# 7.3.7 Power Control Using HIB

**Important:** The Hibernation Module requires special system implementation considerations when using HIB to control power, as it is intended to power-down all other sections of the

microcontroller. All system signals and power supplies that connect to the chip must be driven to 0  $V_{DC}$  or powered down with the same regulator controlled by  $\overline{\tt HIB}$ .

The Hibernation module controls power to the microcontroller through the use of the  $\overline{\text{HIB}}$  pin which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V to the microcontroller and other circuits. When the  $\overline{\text{HIB}}$  signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller and any parts of the system that are powered by the regulator. The Hibernation module remains powered from the V<sub>BAT</sub> supply (which could be a battery or an auxiliary power source) until a Wake event. Power to the microcontroller is restored by deasserting the  $\overline{\text{HIB}}$  signal, which causes the external regulator to turn power back on to the chip.

## 7.3.8 Power Control Using VDD3ON Mode

The Hibernation module may also be configured to cut power to all internal modules. While in this state, all pins are held in the state they were in prior to entering hibernation. For example, inputs remain inputs; outputs driven high remain driven high, and so on. In the VDD3ON mode, the regulator should maintain 3.3 V power to the microcontroller during Hibernate. This power control mode is enabled by setting the VDD3ON bit in **HIBCTL**.

### 7.3.9 Initiating Hibernate

Hibernation mode is initiated when the HIBREQ bit of the **HIBCTL** register is set. If a wake up condition has not been configured using the PINWEN or RTCWEN bits in the **HIBCTL** register, the hibernation request is ignored. If a wake-up condition has not been configured but the CLK32EN bit is set, the MCU does go into hibernation when  $V_{DD}$  is arbitrarily removed; however, when  $V_{DD}$  is reapplied, the MCU executes a cold POR and the Hibernation module is reset. If a Flash memory write operation is in progress when the HIBREQ bit is set, an interlock feature holds off the transition into Hibernation mode until the write has completed. If  $V_{DD}$  is arbitrarily removed while a Flash memory write operation is in progress, the write operation must be retried after  $V_{DD}$  is reapplied. In addition, if the battery voltage is below the threshold voltage defined by the VBATSEL field in the **HIBCTL** register, the hibernation request is ignored.

The Hibernation module is configured to wake from the external  $\overline{\text{WAKE}}$  pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Note that the  $\overline{\text{WAKE}}$  pin uses the Hibernation module's internal power supply as the logic 1 reference.

Upon either external wake-up or RTC match, the Hibernation module delays coming out of hibernation until  $V_{DD}$  is above the minimum specified voltage, see Table 23-2 on page 1191.

When the Hibernation module wakes, the microcontroller performs a normal power-on reset. Software can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 504) and by looking for state data in the battery-backed memory (see "Battery-Backed Memory" on page 503).

### 7.3.10 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected



#### ■ Write complete/capable

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **Hibernation Masked Interrupt Status (HIBMIS)** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used after waking from hibernation to see if a wake condition was caused by one of the events above or by a power loss.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **Hibernation Interrupt Mask (HIBIM)** register. Pending interrupts can be cleared by writing the corresponding bit in the **Hibernation Interrupt Clear (HIBIC)** register.

## 7.4 Initialization and Configuration

The Hibernation module has several different configurations. The following sections show the recommended programming sequence for various scenarios. Because the Hibernation module runs at 32.768 kHz and is asynchronous to the rest of the microcontroller, which is run off the system clock, software must allow a delay of  $t_{HIB\_REG\_ACCESS}$  after writes to registers (see "Register Access Timing" on page 498). The WC interrupt in the **HIBMIS** register can be used to notify the application when the Hibernation modules registers can be accessed.

### 7.4.1 Initialization

The Hibernation module comes out of reset with the system clock enabled to the module, but if the system clock to the module has been disabled, then it must be re-enabled, even if the RTC feature is not used. See page 379.

If a 32.768-kHz crystal is used as the Hibernation module clock source, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. Wait until the WC interrupt in the **HIBMIS** register has been triggered before performing any other operations with the Hibernation module.

If a 32.678-kHz single-ended oscillator is used as the Hibernation module clock source, then perform the following steps:

- 1. Write 0x0001.0040 to the **HIBCTL** register at offset 0x10 to enable the oscillator input and bypass the on-chip oscillator.
- 2. Wait until the WC interrupt in the **HIBMIS** register has been triggered before performing any other operations with the Hibernation module.

The above steps are only necessary when the entire system is initialized for the first time. If the microcontroller has been in hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

Table 7-4 on page 506 illustrates how the clocks function with various bit setting both in normal operation and in hibernation.

**Table 7-4. Hibernation Module Clock Operation** 

CLK32EN	PINWEN	RTCWEN	RTCEN	Result Normal Operation	Result Hibernation
0	Х	Х	Х	Hibernation module disabled	Hibernation module disabled
1	0	0	1	RTC match capability enabled.	No hibernation
1	0	1	1	Module clocked	RTC match for wake-up event
1	1	0	0	Module clocked	Clock is powered down during hibernation and powered up again on external wake-up event.
1	1	0	1	Module clocked	Clock is powered up during hibernation for RTC. Wake up on external event.
1	1	1	1	Module clocked	RTC match or external wake-up event, whichever occurs first.

## 7.4.2 RTC Match Functionality (No Hibernation)

Use the following steps to implement the RTC match functionality of the Hibernation module:

- 1. Write 0x0000.0040 to the **HIBCTL** register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.
- 2. Write the required RTC match value to the **HIBRTCM0** register at offset 0x004 and the RTCSSM field in the **HIBRTCSS** register at offset 0x028.
- **3.** Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 4. Set the required RTC match interrupt mask in the RTCALT0 in the HIBIM register at offset 0x014.
- 5. Write 0x0000.0041 to the **HIBCTL** register at offset 0x010 to enable the RTC to begin counting.

### 7.4.3 RTC Match/Wake-Up from Hibernation

Use the following steps to implement the RTC match and wake-up functionality of the Hibernation module:

- 1. Write 0x0000.0040 to the **HIBCTL** register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.
- 2. Write the required RTC match value to the **HIBRTCM0** register at offset 0x004 and the RTCSSM field in the **HIBRTCSS** register at offset 0x028.
- **3.** Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C. This write causes the 15-bit sub seconds counter to be cleared.
- 4. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x06F.
- **5.** Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004B to the **HIBCTL** register at offset 0x010.

## 7.4.4 External Wake-Up from Hibernation

Use the following steps to implement the Hibernation module with the external  $\overline{\mathtt{WAKE}}$  pin as the wake-up source for the microcontroller:

**1.** Write 0x0000.0040 to the **HIBCTL** register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.

- 2. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x06F.
- **3.** Enable the external wake and start the hibernation sequence by writing 0x0000.0052 to the **HIBCTL** register at offset 0x010.

Note that in this mode, if the RTC is disabled, then the Hibernation clock source is powered down during Hibernation mode and is powered up again on the external wake event to save power during hibernation. If the RTC is enabled before hibernation, it continues to operate during hibernation.

## 7.4.5 RTC or External Wake-Up from Hibernation

- **1.** Write 0x0000.0040 to the **HIBCTL** register at offset 0x010 to enable 32.768-kHz Hibernation oscillator.
- 2. Write the required RTC match value to the **HIBRTCM0** register at offset 0x004 and the RTCSSM field in the **HIBRTCSS** register at offset 0x028.
- 3. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C. This write causes the 15-bit sub seconds counter to be cleared.
- Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x06F.
- **5.** Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005B to the **HIBCTL** register at offset 0x010.

## 7.5 Register Map

Table 7-5 on page 507 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000. Note that the system clock to the Hibernation module must be enabled before the registers can be programmed (see page 379). There must be a delay of 3 system clocks after the Hibernation module clock is enabled before any Hibernation module registers are accessed. In addition, the CLK32EN bit in the **HIBCTL** register must be set before accessing any other Hibernation module register.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 498.

**Important:** The Hibernation module registers are reset under two conditions:

- A system reset when the RTCEN and the PINWEN bits in the HIBCTL register are both cleared.
- 2. A cold POR, when both the  $V_{DD}$  and  $V_{BAT}$  supplies are removed.

Any other reset condition is ignored by the Hibernation module.

Table 7-5. Hibernation Module Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	509
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	510

Table 7-5. Hibernation Module Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x00C	HIBRTCLD	R/W	0x0000.0000	Hibernation RTC Load	511
0x010	HIBCTL	R/W	0x8000.0000	Hibernation Control	512
0x014	HIBIM	R/W	0x0000.0000	Hibernation Interrupt Mask	516
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	518
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	520
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	522
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	523
0x028	HIBRTCSS	R/W	0x7FFF.0000	Hibernation RTC Sub Seconds	524
0x030- 0x06F	HIBDATA	R/W	-	Hibernation Data	525

# 7.6 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

## Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.


The RTC counter consists of a 32-bit seconds counter and a 15-bit sub seconds counter. The RTC counters are reset by the Hibernation module reset. The RTC 32-bit seconds counter can be set by the user using the **HIBRTCLD** register. When the 32-bit seconds counter is set, the 15-bit sub second counter is cleared.

The RTC value can be read by first reading the **HIBRTCC** register, reading the RTCSSC field in the **HIBRTCS** register, and then rereading the **HIBRTCC** register. If the two values for **HIBRTCC** are equal, the read is valid.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 498.

#### Hibernation RTC Counter (HIBRTCC)

Base 0x400F.C000 Offset 0x000 Type RO, reset 0x0000.0000



A read returns the 32-bit counter value, which represents the seconds elapsed since the RTC was enabled. This register is read-only. To change the value, use the **HIBRTCLD** register.

## Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004


This register is the 32-bit seconds match register for the RTC counter. The 15-bit sub second match value is stored in the reading the RTCSSC field in the **HIBRTCSS** register and can be used in conjunction with this register for a more precise time match.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 498.

#### Hibernation RTC Match 0 (HIBRTCM0)

Base 0x400F.C000 Offset 0x004

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 RTCM0 R/W 0xFFF.FFFF RTC Match 0

A write loads the value into the RTC match register.

A read returns the current match value.

## Register 3: Hibernation RTC Load (HIBRTCLD), offset 0x00C


This register is used to load a 32-bit value loaded into the RTC counter. The load occurs immediately upon this register being written. When this register is written, the 15-bit sub seconds counter is also cleared.

**Note:** The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the **HIBCTL** register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 498.

#### Hibernation RTC Load (HIBRTCLD)

Base 0x400F.C000 Offset 0x00C

Offset 0x00C Type R/W, reset 0x0000.0000



A write loads the current value into the RTC counter (RTCC).

A read returns the 32-bit load value.


## Register 4: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module. This register must be written last before a hibernate event is issued. Writes to other registers after the HIBREQ bit is set are not guaranteed to complete before hibernation is entered.

Hibernation Control (HIBCTL)

Base 0x400F.C000 Offset 0x010

Type R/W, reset 0x8000.0000



Bit/Field	Name	Type	Reset	Description
31	WRC	RO	1	Write Complete/Canable

#### Value Description

- The interface is processing a prior write and is busy. Any write operation that is attempted while WRC is 0 results in undetermined behavior.
- 1 The interface is ready to accept a write.

Software must poll this bit between write requests and defer writes until  $\mathtt{WRC}\text{=}1$  to ensure proper operation.

The bit name WRC means "Write Complete," which is the normal use of the bit (between write accesses). However, because the bit is set out-of-reset, the name can also mean "Write Capable" which simply indicates that the interface may be written to by software. This difference may be exploited by software at reset time to detect which method of programming is appropriate: 0 = software delay loops required; 1 = WRC paced available.

30:19	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
18	OSCHYS	R/W	0	32.768-kHz Oscillator Hysteresis Control

This bit is used to prevent self oscillations when the Hibernation oscillator is powered down or does not have a crystal attached. For lowest power states, this should be set.

#### Value Description

- 1 Hysteresis is enabled.
- 0 Hysteresis is disabled.

Bit/Field	Name	Туре	Reset	Description
17	OSCDRV	R/W	0	Oscillator Drive Capability
				This bit is used to compensate for larger or smaller filtering capacitors.
				<b>Note:</b> This bit is not meant to be changed once the Hibernation oscillator has started. Oscillator stability is not guaranteed if the user changes this value after the the oscillator is running.
				Value Description
				1 High drive strength is enabled, 24 pF.
				0 Low drive strength is enabled, 12 pF.
16	OSCBYP	R/W	0	Oscillator Bypass
				Value Description
				The internal 32.768-kHz Hibernation oscillator is disabled and powered down. This bit should be set when using a single-ended oscillator attached to xosco.
				The internal 32.768-kHz Hibernation oscillator is enabled. This bit should be cleared when using an external 32.768-kHz crystal.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:13	VBATSEL	R/W	0x1	Select for Low-Battery Comparator
				This field selects the battery level that is used when checking the battery status. If the battery voltage is below the specified level, the LOWBAT interrupt bit in the <b>HIBRIS</b> register is set.
				Value Description
				0x0 1.9 Volts
				0x1 2.1 Volts (default)
				0x2 2.3 Volts
				0x3 2.5 Volts
12:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	BATCHK	R/W	0	Check Battery Status
				Value Description
				When read, indicates the low battery comparator cycle has not completed.
				Setting this bit initiates a low battery comparator cycle. If the battery voltage is below the level specified by VBATSEL field, the LOWBAT interrupt bit in the <b>HIBRIS</b> register is set. A hibernation request is held off if a battery check is in progress.
				<ul><li>When read, indicates that the low batter comparator cycle is not active.</li><li>Writing a 0 has no effect.</li></ul>

Bit/Field	Name	Туре	Reset	Description
9	BATWKEN	R/W	0	Wake on Low Battery
				Value Description
				1 When this bit is set, the battery voltage level is checked every 512 seconds while in hibernation. If the voltage is below the level specified by VBATSEL field, the microcontroller wakes from hibernation and the LOWBAT interrupt bit in the HIBRIS register is set.
				The battery voltage level is not automatically checked. Low battery voltage does not cause the microcontroller to wake from hibernation.
8	VDD3ON	R/W	0	VDD Powered
				Value Description
				The internal switches control the power to the on-chip modules (VDD3ON mode).
				The internal switches are not used. The HIB signal should be used to control an external switch or regulator.
				Note that regardless of the status of the VDD3ON bit, the $\overline{\text{HIB}}$ signal is asserted during Hibernate mode. Thus, when VDD3ON is set, the $\overline{\text{HIB}}$ signal should not be connected to the 3.3V regulator, and the 3.3V power source should remain connected. When this bit is set while in hibernation, all pins are held in the state they were in prior to entering hibernation. For example, inputs remain inputs; outputs driven high remain driven high, and so on.
7	VABORT	R/W	0	Power Cut Abort Enable
				Value Description
				When this bit is set, the battery voltage level is checked before entering hibernation. If V <sub>BAT</sub> is less than the voltage specified by VBATSEL, the microcontroller does not go into hibernation.
				O The microcontroller goes into hibernation regardless of the voltage level of the battery.
6	CLK32EN	R/W	0	Clocking Enable
				This bit must be enabled to use the Hibernation module.
				Value Description
				1 The Hibernation module clock source is enabled.
				0 The Hibernation module clock source is disabled.

Bit/Field	Name	Туре	Reset	Descripti	on
5	LOWBATEN	R/W	0	Low Batt	ery Monitoring Enable
				Value	Description
				1	Low battery voltage detection is enabled. When this bit is set, the battery voltage level is checked before entering hibernation. If $V_{BAT}$ is less than the voltage specified by VBATSEL, the LOWBAT bit in the <b>HIBRIS</b> register is set.
				0	Low battery monitoring is disabled.
4	PINWEN	R/W	0	External	WAKE Pin Enable
				Value	Description
				1	An assertion of the $\overline{\mathtt{WAKE}}$ pin takes the microcontroller out of hibernation.
				0	The status of the $\overline{\mathtt{WAKE}}$ pin has no effect on hibernation.
3	RTCWEN	R/W	0	RTC Wa	ke-up Enable
				Value	Description
				1	An RTC match event (the value the <b>HIBRTCC</b> register matches the value of the <b>HIBRTCM0</b> register and the value of the RTCSSC field matches the RTCSSM field in the <b>HIBRTCSS</b> register) takes the microcontroller out of hibernation.
				0	An RTC match event has no effect on hibernation.
2	reserved	RO	0	compatib	should not rely on the value of a reserved bit. To provide bility with future products, the value of a reserved bit should be d across a read-modify-write operation.
1	HIBREQ	R/W	0	Hibernat	ion Request
				Value	Description
				1	Set this bit to initiate hibernation.
				0	No hibernation request.
				A hiberna are clear	
					ation request is held off if the BATCHK bit is set.
0	RTCEN	R/W	0	RTC Tim	er Enable
				Value	Description
				1	The Hibernation module RTC is enabled.
				0	The Hibernation module RTC is disabled.

## Register 5: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources. Each bit in this register masks the corresponding bit in the Hibernation Raw Interrupt Status (HIBRIS) register. If a bit is unmasked, the interrupt is sent to the interrupt controller. If the bit is masked, the interrupt is not sent to the interrupt controller. If the WC bit is set before the CLK32EN has been set, the mask value is not preserved over a hibernate cycle unless the bit is written a second time.

#### Hibernation Interrupt Mask (HIBIM)

Base 0x400F.C000 Offset 0x014

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı		1		· · · · · ·		, ,	rese	erved			1	1	1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserve	d		 			wc	EXTW	LOWBAT	reserved	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name Type Reset					Des	scription							
	31:5		reserv	/ed	R	0	0x0000.000	con		with fut	ure prod	ucts, the	value o	erved bit f a reserv on.	•	
	4	WC R/W 0				External Write Complete/Capable Interrupt Mask										
								Val	ue Desc	ription						
								1		terrupt is			rrupt cor	ntroller wh	nen the	wc bit in

- the **HIBRIS** register is set.
- 0 The wc interrupt is suppressed and not sent to the interrupt controller.
- 3 **EXTW** R/W 0 External Wake-Up Interrupt Mask

#### Value Description

- An interrupt is sent to the interrupt controller when the  ${\tt EXTW}$  bit in the HIBRIS register is set.
- 0 The EXTW interrupt is suppressed and not sent to the interrupt controller.
- 2 **LOWBAT** R/W Low Battery Voltage Interrupt Mask

#### Value Description

- An interrupt is sent to the interrupt controller when the LOWBAT bit in the HIBRIS register is set.
- 0 The LOWBAT interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Type	Reset	Description
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RTCALT0	R/W	0	RTC Alert 0 Interrupt Mask

### Value Description

- An interrupt is sent to the interrupt controller when the RTCALTO bit in the **HIBRIS** register is set.
- 0 The RTCALT0 interrupt is suppressed and not sent to the interrupt controller.

## Register 6: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources. Each bit can be masked by clearing the corresponding bit in the **HIBIM** register. When a bit is masked, the interrupt is not sent to the interrupt controller. Bits in this register are cleared by writing a 1 to the corresponding bit in the **Hibernation Interrupt Clear (HIBIC)** register or by entering hibernation.

Hibernation Raw Interrupt Status (HIBRIS)

reserved

RO

0

Base 0x400F.C000 Offset 0x018

Offset 0x018 Type RO, reset 0x0000.0000

30

								resei	rved		•					•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ı				, ,	reserve	d	1	1		î	wc	EXTW	LOWBAT	reserved	RTCALT0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Field Name Type Reset				Reset	Desc	cription											
	31:5		reserved RO 0x0000.000			com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	4 WC			)	RO	)	0	Write	e Compl	ete/Cap	able Rav	v Interru	pt Status	3			
								Value Description  1 The WRC bit in the HIBCTL has been set.  0 The WRC bit in the HIBCTL has not been set.  This bit is cleared by writing a 1 to the WC bit in the HIBIC register.								ster.	
	3		EXT	W	RO	)	0	Exte	rnal Wal	ke-Up R	aw Inter	rupt Stat	us				
								Valu	Value Description								
								1	The ī	VAKE pir	n has be	en asser	ted.				
								0	0 The WAKE pin has not been asserted.								
								This	bit is cle	ared by	writing a	a 1 to the	e extw b	it in the l	HIBIC re	egister.	
	2		LOWE	BAT	RO	)	0	Low Battery Voltage Raw Interrupt Status									
								Valu	ie Desc	ription							
								1	The b	attery v	oltage d	ropped b	oelow V <sub>L</sub>	OWBAT-			
								0	The b	attery v	oltage h	as not d	ropped b	elow V <sub>L0</sub>	OWBAT-		
								This	bit is cle	ared by	writing a	1 to the	LOWBAT	bit in the	e HIBIC	register.	
						_	_						_		_		

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
0	RTCALT0	RO	0	RTC Alert 0 Raw Interrupt Status
				Value Description
				The value of the <b>HIBRTCC</b> register matches the value in the <b>HIBRTCM0</b> register and the value of the RTCSSC field matches the RTCSSM field in the <b>HIBRTCSS</b> register.
				0 No match
				This bit is cleared by writing a 1 to the RTCALT0 bit in the <b>HIBIC</b> register.

## Register 7: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources. Bits in this register are the AND of the corresponding bits in the HIBRIS and HIBIM registers. When both corresponding bits are set, the bit in this register is set, and the interrupt is sent to the interrupt controller.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000

Offset 0x01C Type RO, reset 0x0000.0000

. , , , -	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	1	1		rese	rved		1				1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		'	' '	reserved	' '		· ·		'	wc	EXTW	LOWBAT	reserved	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31.5		reser	ved	R	0 (	000 0000x0	Soft	ware sho	ould not	rely on th	he value	of a res	erved bit	To prov	vide.

Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	WC	RO	0	Write Complete/Capable Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to the WRC bit being set.
				0 The WRC bit has not been set or the interrupt is masked.
				This bit is cleared by writing a 1 to the wc bit in the HIBIC register.
3	EXTW	RO	0	External Wake-Up Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a WAKE pin assertion.
				O An external wake-up interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the EXTW bit in the <b>HIBIC</b> register.
2	LOWBAT	RO	0	Low Battery Voltage Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to a low battery voltage condition.
				O A low battery voltage interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LOWBAT bit in the <b>HIBIC</b> register.
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
0	RTCALT0	RO	0	RTC Alert 0 Masked Interrupt Status
				Value Description  1 An unmasked interrupt was signaled due to an RTC match.  0 An RTC match interrupt has not occurred or is masked.  This bit is cleared by writing a 1 to the RTCALTO bit in the <b>HIBIC</b> register.


## Register 8: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources. Writing a 1 to a bit clears the corresponding interrupt in the **HIBRIS** register.

Hibernation Interrupt Clear (HIBIC)

Base 0x400F.C000

Offset 0x020 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	WC	R/W1C	0	Write Complete/Capable Masked Interrupt Clear
				Writing a 1 to this bit clears the wc bit in the <b>HIBRIS</b> and <b>HIBMIS</b> registers.
				Reads return an indeterminate value.
3	EXTW	R/W1C	0	External Wake-Up Masked Interrupt Clear
				Writing a 1 to this bit clears the EXTW bit in the <b>HIBRIS</b> and <b>HIBMIS</b> registers.
				Reads return an indeterminate value.
2	LOWBAT	R/W1C	0	Low Battery Voltage Masked Interrupt Clear
				Writing a 1 to this bit clears the ${\tt LOWBAT}$ bit in the $\textbf{HIBRIS}$ and $\textbf{HIBMIS}$ registers.
				Reads return an indeterminate value.
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RTCALT0	R/W1C	0	RTC Alert0 Masked Interrupt Clear
				Writing a 1 to this bit clears the RTCALT0 bit in the HIBRIS and HIBMIS

registers.

Reads return an indeterminate value.

Note: The timer interrupt source cannot be cleared if the RTC value and the HIBRTCM0 register / RTCMSS field values are equal.

The match interrupt takes priority over the interrupt clear.



## Register 9: Hibernation RTC Trim (HIBRTCT), offset 0x024


This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as  $0x7FFF \pm N$  clock cycles, where N is the number of clock cycles to add or subtract every 63 seconds.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 498.

#### Hibernation RTC Trim (HIBRTCT)

Base 0x400F.C000 Offset 0x024

Type R/W, reset 0x0000.7FFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TRIM	R/W	0x7FFF	RTC Trim Value

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. Compensation can be adjusted by software by moving the default value of 0x7FFF up or down. Moving the value up slows down the RTC and moving the value down speeds up the RTC.

## Register 10: Hibernation RTC Sub Seconds (HIBRTCSS), offset 0x028

This register contains the RTC sub seconds counter and match values. The RTC value can be read by first reading the HIBRTCC register, reading the RTCSSC field in the HIBRTCSS register, and then rereading the HIBRTCC register. If the two values for HIBRTCC are equal, the read is valid.

The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 498.

### Hibernation RTC Sub Seconds (HIBRTCSS)

Base 0x400F.C000 Offset 0x028

Type	R/W, rese	et 0x7FF	F.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		1		1				RTCSSM		1	1			ı	
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		1		! !				RTCSSC		1	!			ı	1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31		reserv	/ed	R	0	0	con	tware sho npatibility served ac	with fut	ure prodi	ucts, the	value of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30:16	RTCSSM	R/W	0x7FFF	RTC Sub Seconds Match
				A write loads the value into the RTC sub seconds match register in 1/32,768 of a second increments.
				A read returns the current 1/32,768 seconds match value.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:0	RTCSSC	RO	0x0000	RTC Sub Seconds Count
				A read returns the sub second RTC count in 1/32,768 seconds.


## Register 11: Hibernation Data (HIBDATA), offset 0x030-0x06F

This address space is implemented as a 16x32-bit memory (64 bytes). It can be loaded by the system processor in order to store state information and does not lose power during a power cut operation as long as a battery is present. The MEMPD bit in the **HIBCTL** register must be clear in order to be able to access the **HIBDATA** registers.

Note: The Hibernation module registers are on the Hibernation module clock domain and have special timing requirements. Software should make use of the WRC bit in the HIBCTL register to ensure that the required timing gap has elapsed. If the WRC bit is clear, any attempted write access is ignored. See "Register Access Timing" on page 498.

#### Hibernation Data (HIBDATA)

Base 0x400F.C000 Offset 0x030-0x06F Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31:0	RTD	R/W	_	Hibernation Module NV Data

# 8 Internal Memory

The LM4F122E5QC microcontroller comes with 32 KB of bit-banded SRAM, internal ROM, 128 KB of Flash memory, and 2KB of EEPROM. The Flash memory controller provides a user-friendly interface, making Flash memory programming a simple task. Flash memory protection can be applied to the Flash memory on a 2-KB block basis. The EEPROM module provides a well-defined register interface to support accesses to the EEPROM with both a random access style of read and write as well as a rolling or sequential access scheme. A password model allows the application to lock one or more EEPROM blocks to control access on 16-word boundaries.

## 8.1 Block Diagram

Figure 8-1 on page 526 illustrates the internal SRAM, ROM, and Flash memory blocks and control logic. The dashed boxes in the figure indicate registers residing in the System Control module.





Figure 8-1. Internal Memory Block Diagram

Figure 8-2 on page 527 illustrates the internal EEPROM block and control logic. The EEPROM block is connected to the AHB bus.





## 8.2 Functional Description

This section describes the functionality of the SRAM, ROM, Flash, and EEPROM memories.

**Note:** The  $\mu$ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the  $\mu$ DMA controller.

### 8.2.1 **SRAM**

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM provides bit-banding technology in the processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation. The bit-band base is located at address 0x2200.0000.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 90.

**Note:** The SRAM is implemented using two 32-bit wide SRAM banks (separate SRAM arrays). The banks are partitioned such that one bank contains all even words (the even bank) and the other contains all odd words (the odd bank). A write access that is followed immediately by a read access to the same bank incurs a stall of a single clock cycle. However, a write to one bank followed by a read of the other bank can occur in successive clock cycles without incurring any delay.

#### 8.2.2 ROM

The internal ROM of the Stellaris device is located at address 0x0100.0000 of the device memory map. Detailed information on the ROM contents can be found in the *Stellaris® ROM User's Guide*.

The ROM contains the following components:

- Stellaris Boot Loader and vector table
- Stellaris Peripheral Driver Library (DriverLib) release for product-specific peripherals and interfaces
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error detection functionality

The boot loader is used as an initial program loader (when the Flash memory is empty) as well as an application-initiated firmware upgrade mechanism (by calling back to the boot loader). The Peripheral Driver Library APIs in ROM can be called by applications, reducing Flash memory requirements and freeing the Flash memory to be used for other purposes (such as additional features in the application). Advance Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government and Cyclic Redundancy Check (CRC) is a technique to validate a span of data has the same contents as when previously checked.

### 8.2.2.1 Boot Loader Overview

The Stellaris Boot Loader is used to download code to the Flash memory of a device without the use of a debug interface. When the core is reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal in Ports A-H as configured in the **Boot Configuration (BOOTCFG)** register.

At reset, the following sequence is performed:

- 1. The **BOOTCFG** register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFFF.FFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

The boot loader uses a simple packet interface to provide synchronous communication with the device. The speed of the boot loader is determined by the internal oscillator (PIOSC) frequency as it does not enable the PLL. The following serial interfaces can be used:



- UART0
- SSI0
- I<sup>2</sup>C0
- USB

For simplicity, both the data format and communication protocol are identical for all serial interfaces.

Note: The Flash-memory-resident version of the Boot Loader also supports CAN.

See the Stellaris® Boot Loader User's Guide for information on the boot loader software.

#### 8.2.2.2 Stellaris Peripheral Driver Library

The Stellaris Peripheral Driver Library contains a file called driverlib/rom.h that assists with calling the peripheral driver library functions in the ROM. The detailed description of each function is available in the Stellaris® ROM User's Guide. See the "Using the ROM" chapter of the Stellaris® Peripheral Driver Library User's Guide for more details on calling the ROM functions and using driverlib/rom.h.

A table at the beginning of the ROM points to the entry points for the APIs that are provided in the ROM. Accessing the API through these tables provides scalability; while the API locations may change in future versions of the ROM, the API tables will not. The tables are split into two levels; the main table contains one pointer per peripheral which points to a secondary table that contains one pointer per API that is associated with that peripheral. The main table is located at 0x0100.0010, right after the Cortex-M4F vector table in the ROM.

DriverLib functions are described in detail in the Stellaris® Peripheral Driver Library User's Guide.

Additional APIs are available for graphics and USB functions, but are not preloaded into ROM. The Stellaris Graphics Library provides a set of graphics primitives and a widget set for creating graphical user interfaces on Stellaris microcontroller-based boards that have a graphical display (for more information, see the *Stellaris*® *Graphics Library User's Guide*). The Stellaris USB Library is a set of data types and functions for creating USB Device, Host or On-The-Go (OTG) applications on Stellaris microcontroller-based boards (for more information, see the *Stellaris*® *USB Library User's Guide*).

### 8.2.2.3 Advanced Encryption Standard (AES) Cryptography Tables

AES is a strong encryption method with reasonable performance and size. AES is fast in both hardware and software, is fairly easy to implement, and requires little memory. AES is ideal for applications that can use pre-arranged keys, such as setup during manufacturing or configuration. Four data tables used by the XySSL AES implementation are provided in the ROM. The first is the forward S-box substitution table, the second is the reverse S-box substitution table, the third is the forward polynomial table, and the final is the reverse polynomial table. See the *Stellaris® ROM User's Guide* for more information on AES.

### 8.2.2.4 Cyclic Redundancy Check (CRC) Error Detection

The CRC technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily. See the *Stellaris® ROM User's Guide* for more information on CRC.

### 8.2.3 Flash Memory

At system clock speeds of 40 MHz and below, the Flash memory is read in a single cycle. The Flash memory is organized as a set of 1-KB blocks that can be individually erased. An individual 32-bit word can be programmed to change bits from 1 to 0. In addition, a write buffer provides the ability to program 32 continuous words in Flash memory in half the time of programming the words individually. Erasing a block causes the entire contents of the block to be reset to all 1s. The 1-KB blocks are paired into sets of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 8.2.3.1 Prefetch Buffer

The Flash memory controller has a prefetch buffer that is automatically used when the CPU frequency is greater than 40 MHz. In this mode, the Flash memory operates at half of the system clock. The prefetch buffer fetches two 32-bit words per clock allowing instructions to be fetched with no wait states while code is executing linearly. The fetch buffer includes a branch speculation mechanism that recognizes a branch and avoids extra wait states by not reading the next word pair. Also, short loop branches often stay in the buffer. As a result, some branches can be executed with no wait states. Other branches incur a single wait state.

## 8.2.3.2 Flash Memory Protection

The user is provided two forms of Flash memory protection per 2-KB Flash memory block in two pairs of 32-bit wide registers. The policy for each protection form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If a bit is set, the corresponding block may be programmed (written) or erased. If a bit is cleared, the corresponding block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 8-1 on page 530.

**Table 8-1. Flash Memory Protection Policy Combinations** 

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt

(by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register. Details on programming these bits are discussed in "Non-Volatile Register Programming" on page 533.

### 8.2.3.3 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 548) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 545).

Interrupts are always cleared (for both the FCMIS and FCRIS registers) by writing a 1 to the corresponding bit in the Flash Controller Masked Interrupt Status and Clear (FCMISC) register (see page 550).

### 8.2.3.4 Flash Memory Programming

The Stellaris devices provide a user-friendly interface for Flash memory programming. All erase/program operations are handled via three registers: **Flash Memory Address (FMA)**, **Flash Memory Data (FMD)**, and **Flash Memory Control (FMC)**. Note that if the debug capabilities of the microcontroller have been deactivated, resulting in a "locked" state, a recovery sequence must be performed in order to reactivate the debug module. See "Recovering a "Locked" Microcontroller" on page 199.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

**Note:** When programming Flash memory, the following characteristics of the memory must be considered:

- Only an erase can change bits from 0 to 1.
- A write can only change bits from 1 to 0. If the write attempts to change a 0 to a 1, the write fails and no bits are changed.
- A flash operation can be started before entering Sleep or Deep-sleep mode (using the wait for interrupt instruction, WFI), but will not complete while in Sleep or Deep-sleep. Instead, the operation completes after an event has woken the system. This means that you cannot rely on the PRIS bit in the Flash Controller Raw Interrupt Status (FCRIS) register to actually wake the device from Sleep or Deep-Sleep.

#### To program a 32-bit word

- Write source data to the FMD register.
- 2. Write the target address to the FMA register.
- 3. Write the Flash memory write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- **4.** Poll the **FMC** register until the WRITE bit is cleared.

#### To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the Flash memory write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the FCIM register.

### To perform a mass erase of the Flash memory

- Write the Flash memory write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared or, alternatively, enable the programming interrupt using the PMASK bit in the FCIM register.

### 8.2.3.5 32-Word Flash Memory Write Buffer

A 32-word write buffer provides the capability to perform faster write accesses to the Flash memory by programming 2 32-bit words at a time, allowing 32 words to be programmed in the same time as 16. The data for the buffered write is written to the **Flash Write Buffer (FWBn)** registers.

The registers are 32-word aligned with Flash memory, and therefore the register **FWB0** corresponds with the address in **FMA** where bits [6:0] of **FMA** are all 0. **FWB1** corresponds with the address in **FMA** + 0x4 and so on. Only the **FWBn** registers that have been updated since the previous buffered Flash memory write operation are written. The **Flash Write Buffer Valid (FWBVAL)** register shows which registers have been written since the last buffered Flash memory write operation. This register contains a bit for each of the 32 **FWBn** registers, where bit[n] of **FWBVAL** corresponds to **FWBn**. The **FWBn** register has been updated if the corresponding bit in the **FWBVAL** register is set.

#### To program 32 words with a single buffered Flash memory write operation

- 1. Write the source data to the **FWBn** registers.
- 2. Write the target address to the **FMA** register. This must be a 32-word aligned address (that is, bits [6:0] in **FMA** must be 0s).
- 3. Write the Flash memory write key and the WRBUF bit (a value of 0xA442.0001) to the **FMC2** register.
- **4.** Poll the **FMC2** register until the WRBUF bit is cleared or wait for the PMIS interrupt to be signaled.



### 8.2.3.6 Non-Volatile Register Programming

This section discusses how to update registers that are resident within the Flash memory itself. These registers exist in a separate space from the main Flash memory array and are not affected by an ERASE or MASS ERASE operation. The bits in these registers can be changed from 1 to 0 with a write operation. The register contents are unaffected by any reset condition except power-on reset, which returns the register contents to 0xFFFF.FFF. By committing the register values using the COMT bit in the **FMC** register, the register contents become non-volatile and are therefore retained following power cycling. Once the register contents are committed, the only way to restore the factory default values is to perform the sequence described in "Recovering a "Locked" Microcontroller" on page 199.

With the exception of the **Boot Configuration (BOOTCFG)** register, the settings in these registers can be tested before committing them to Flash memory. For the **BOOTCFG** register, the data to be written is loaded into the **FMD** register before it is committed. The **FMD** register is read only and does not allow the **BOOTCFG** operation to be tried before committing it to non-volatile memory.

**Important:** The Flash memory resident registers can only have bits changed from 1 to 0 by user programming and can only be committed once. After being committed, these registers can only be restored to their factory default values only by performing the sequence described in "Recovering a "Locked" Microcontroller" on page 199. The mass erase of the main Flash memory array caused by the sequence is performed prior to restoring these registers.

In addition, the USER\_REG0, USER\_REG1, USER\_REG2, USER\_REG3, and BOOTCFG registers each use bit 31 (NW) to indicate that they have not been committed and bits in the register may be changed from 1 to 0. Table 8-2 on page 533 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the FMC register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the FMC register to wait for the commit operation to complete.

Table 8-2. User-Programmable Flash Memory Resident Registers

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_REG2	0x8000.0002	USER_REG2
USER_REG3	0x8000.0003	USER_REG3
BOOTCFG	0x7510.0000	FMD

## 8.2.4 **EEPROM**

The LM4F122E5QC microcontroller includes an EEPROM with the following features:

- 2K bytes of memory accessible as 512 32-bit words
- 32 blocks of 16 words (64 bytes) each
- Built-in wear leveling

- Access protection per block
- Lock protection option for the whole peripheral as well as per block using 32-bit to 96-bit unlock codes (application selectable)
- Interrupt support for write completion to avoid polling
- Endurance of 500K writes (when writing at fixed offset in every alternate page in circular fashion) to 15M operations (when cycling through two pages ) per each 2-page block.

### 8.2.4.1 Functional Description

The EEPROM module provides a well-defined register interface to support accesses to the EEPROM with both a random access style of read and write as well as a rolling or sequential access scheme.

A protection mechanism allows locking EEPROM blocks to prevent writes under a set of circumstances as well as reads under the same or different circumstances. The password model allows the application to lock one or more EEPROM blocks to control access on 16-word boundaries.

#### **Blocks**

There are 32 blocks of 16 words each in the EEPROM. Bytes and half-words can be read, and these accesses do not have to occur on a word boundary. The entire word is read and any unneeded data is simply ignored. They are writable only on a word basis. To write a byte, it is necessary to read the word value, modify the appropriate byte, and write the word back.

Each block is addressable as an offset within the EEPROM, using a block select register. Each word is offset addressable within the selected block.

The current block is selected by the **EEPROM Current Block (EEBLOCK)** register. The current offset is selected and checked for validity by the **EEPROM Current Offset (EEOFFSET)** register. The application may write the **EEOFFSET** register any time, and it is also automatically incremented when the **EEPROM Read-Write with Increment (EERDWRINC)** register is accessed. However, the **EERDWRINC** register does not increment the block number, but instead wraps within the block.

Blocks are individually protectable. Attempts to read from a block for which the application does not have permission return 0xFFFF.FFFF. Attempts to write into a block for which the application does not have permission results in an error in the **EEPROM Done Status (EEDONE)** register.

#### **Timing Considerations**

After enabling or resetting the EEPROM module, software must wait until the WORKING bit in the **EEDONE** register is clear before accessing any EEPROM registers.

In the event that there are Flash memory writes or erases and EEPROM writes active, it is possible for the EEPROM process to be interrupted by the Flash memory write/erase and then continue after the Flash memory write is completed. This action may change the amount of time that the EEPROM operation takes.

EEPROM operations must be completed before entering Sleep or Deep-Sleep mode. Ensure the EEPROM operations have completed by checking the **EEPROM Done Status (EEDONE)** register before issuing a WFI instruction to enter Sleep or Deep-Sleep.

Reads of words within a block are at direct speed, which means that wait states are automatically generated if the system clock is faster than the speed of the EEPROM. The read access time is specified in Table 23-22 on page 1203.

Writing the **EEOFFSET** register also does not incur any penalties.



Writing the **EEBLOCK** register is not delayed, but any attempt to access data within that block is delayed by 4 clocks after writing **EEBLOCK**. This time is used to load block specific information.

Writes to words within a block are delayed by a variable amount of time. The application may use an interrupt to be notified when the write is done, or alternatively poll for the done status in the **EEDONE** register. The variability ranges from the write timing of the EEPROM to the erase timing of EEPROM, where the erase timing is less than the write timing of most external EEPROMs.

#### Locking and Passwords

The EEPROM can be locked at both the module level and the block level. The lock is controlled by a password that is stored in the **EEPROM Password (EEPASSn)** registers and can be any 32-bit to 96-bit value other than all 1s. Block 0 is the master block, the password for block 0 protects the control registers as well as all other blocks. Each block can be further protected with a password for that block.

If a password is registered for block 0, then the whole module is locked at reset. The locking behavior is such that blocks 1 to 31 are inaccessible until block 0 is unlocked, and block 0 follows the rules defined by its protection bits. As a result, the **EEBLOCK** register cannot be changed from 0 until block 0 is unlocked.

A password registered with any block, including block 0, allows for protection rules that control access of that block based on whether it is locked or unlocked. Generally, the lock can be used to prevent write accesses when locked or can prevent read and write accesses when locked.

All password protected blocks are locked at reset. To unlock a block, the correct password value must be written to the **EEPROM Unlock (EEUNLOCK)** register by writing to it once, twice, or three times, depending on the size of the password. A block or the module may be re-locked by writing 0xFFFF.FFFF to the **EEUNLOCK** register because 0xFFFF.FFFF is not a valid password.

#### Protection and Access Control

The protection bits provide discrete control of read and write access for each block which allows various protection models per block, including:

- Without password: Readable and writable at any time. This mode is the default when there is no password.
- Without password: Readable but not writable.
- With password: Readable, but only writable when unlocked by the password. This mode is the default when there is a password.
- With password: Readable or writable only when unlocked.
- With password: Readable only when unlocked, not writable.

Additionally, access protection may be applied based on the processor mode. This configuration allows for supervisor-only access or supervisor and user access, which is the default. Supervisor-only access mode also prevents access by the µDMA and Debugger.

Additionally, the master block may be used to control access protection for the protection mechanism itself. If access control for block 0 is for supervisor only, then the whole module may only be accessed in supervisor mode.

Note that for blocks 1 to 31, they are inaccessible for read or write if block 0 has a password and it is not unlocked. If block 0 has a master password, then the strictest protection defined for block 0 or an individual block is implemented on the remaining blocks.

#### Hidden Blocks

Hiding provides a temporary form of protection. Every block except block 0 can be hidden, which prevents all accesses until the next reset.

This mechanism can allow a boot or initialization routine to access some data which is then made inaccessible to all further accesses. Because boot and initialization routines control the capabilities of the application, hidden blocks provide a powerful isolation of the data when debug is disabled.

A typical use model would be to have the initialization code store passwords, keys, and/or hashes to use for verification of the rest of the application. Once performed, the block is then hidden and made inaccessible until the next reset which then re-enters the initialization code.

#### Power and Reset Safety

Once the **EEDONE** register indicates that a location has been successfully written, the data is retained until that location is written again. There is no power or reset race after the **EEDONE** register indicates a write has completed.

#### Interrupt Control

The EEPROM module allows for an interrupt when a write completes to prevent the use of polling. The interrupt can be used to drive an application ISR which can then write more words or verify completion. The interrupt mechanism is used any time the **EEDONE** register goes from working to done, whether because of an error or the successful completion of a program or erase operation. This interrupt mechanism works for data writes, writes to password and protection registers, forced erase by the **EEPROM Support Control and Status (EESUPP)** register, and mass erase using the **EEPROM Debug Mass Erase (EEDGBME)** register. The EEPROM interrupt is signaled to the core using the Flash memory interrupt vector. Software can determine that the source of the interrupt was the EEPROM by examining bit 2 of the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register.

### Theory of Operation

The EEPROM operates using a traditional bank model which implements EEPROM-type cells, but uses sector erase. Additionally, words are replicated in the blocks to allow 500K+ erase cycles when needed, which means that each word has a latest version. As a result, a write creates a new version of the word in a new location, making the previous value obsolete.

Each sector contains one or more blocks. Each block contains locations for the active copy plus six redundant copies. Passwords, protection bits, and control data are all stored in the blocks.

When a block runs out of room to store the latest version of a word, a copy buffer is used. The copy buffer copies the latest words of each block. The original block is then erased. Finally, the copy buffer contents are copied back to the block. This mechanism ensures that data cannot be lost due to power down, even during an operation. The EEPROM mechanism properly tracks all state information to provide complete safety and protection. Although it should not normally be possible, errors during programming can occur in certain circumstances, for example, the voltage rail dropping during programming. In these cases, the **EESUPP** register can be used to finish an operation as described in the section called "Error During Programming" on page 537.

#### Manual Copy Buffer Erase

The copy buffer is only used when a main block is full because a word has been written seven times and there is no more room to store its latest version. In this situation, the latest versions of all the words in the block are copied to the copy buffer, allowing the main block to be erased safely, providing power down safety. If the copy buffer itself is full, then it must first be erased, which adds extra time.



By performing a manual erase of the copy buffer, this overhead does not occur during a future write access. The EREQ bit in the **EESUPP** register is set if the copy buffer must be erased. If so, the START bit can be written by the application to force the erase at a more convenient time. The **EEDONE** and **EEINT** registers can be used to detect completion.

#### **Error During Programming**

Operations such as data-write, password set, protection set, and copy buffer erase may perform multiple operations. For example, a normal write performs two underlying writes: the control word write and the data write. If the control word writes but the data fails (for example, due to a voltage drop), the overall write fails with indication provided in the **EEDONE** register. Failure and the corrective action is broken down by the type of operation:

- If a normal write fails such that the control word is written but the data fails to write, the safe course of action is to retry the operation once the system is otherwise stable, for example, when the voltage is stabilized. After the retry, the control word and write data are advanced to the next location.
- If a password or protection write fails, the safe course of action is to retry the operation once the system is otherwise stable. In the event that multi-word passwords may be written outside of a manufacturing or bring-up mode, care must be taken to ensure all words are written in immediate succession. If not, then partial password unlock would need to be supported to recover.
- If the word write requires the block to be written to the copy buffer, then it is possible to fail or lose power during the subsequent operations. A control word mechanism is used to track what step the EEPROM was in if a failure occurs. If not completed, the **EESUPP** register indicates the partial completion, and the **EESUPP** START bit can be written to allow it to continue to completion.
- If a copy buffer erase fails or power is lost while erasing, the **EESUPP** register indicates it is not complete and allows it to be restarted

After a reset and prior to writing any data to the EEPROM, software must read the **EESUPP** register and check for the presence of any error condition which may indicate that a write or erase was in progress when the system was reset due to a voltage drop. If either the PRETRY or ERETRY bits are set, the peripheral should be reset by setting and then clearing the RO bit in the **EEPROM Software Reset (SREEPROM)** register and waiting for the WORKING bit in the **EEDONE** register to clear before again checking the **EESUPP** register for error indicators. This procedure should allow the EEPROM to recover from the write or erase error. In very isolated cases, the **EESUPP** register may continue to register an error after this operation, in which case the reset should be repeated. After recovery, the application should rewrite the data which was being programmed when the initial failure occurred.

#### **Endurance**

Endurance is per meta-block which is 2 blocks. Endurance is measured in two ways:

- **1.** To the application, it is the number of writes that can be performed.
- 2. To the microcontroller, it is the number of erases that can be performed on the meta-block.

Because of the second measure, the number of writes depends on how the writes are performed. For example:

- One word can be written more than 500K times, but, these writes impact the meta-block that the word is within. As a result, writing one word 500K times, then trying to write a nearby word 500K times is not assured to work. To ensure success, the words should be written more in parallel.
- All words can be written in a sweep with a total of more than 500K sweeps which updates all words more than 500K times.
- Different words can be written such that any or all words can be written more than 500K times when write counts per word stay about the same. For example, offset 0 could be written 3 times, then offset 1 could be written 2 times, then offset 2 is written 4 times, then offset 1 is written twice, then offset 0 is written again. As a result, all 3 offsets would have 4 writes at the end of the sequence. This kind of balancing within 7 writes maximizes the endurance of different words within the same meta-block.

### 8.2.4.2 **EEPROM Initialization and Configuration**

Before writing to any EEPROM registers, the clock to the EEPROM module must be enabled, see page 390.

A common setup is as follows:

- Block 0 has a password.
- Block 0 is readable by all, but only writable when unlocked.
- Block 0 has an "ID" and other public data.

In this configuration, the ID is readable any time, but the rest of the EEPROM is locked to accesses by the application. The rest of the blocks only become available when parts of the application that are allowed to access the EEPROM choose to unlock block 0.

## 8.3 Register Map

Table 8-3 on page 538 lists the ROM Controller register and the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The Flash memory register offsets are relative to the Flash memory control base address of 0x400F.D000. The EEPROM registers are relative to the EEPROM base address of 0x400A.F000. The ROM and Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 8-3. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Me	mory Registers (Flash Co	ontrol Offs	et)		
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	541
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	542
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	543
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	545
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	548
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	550
0x020	FMC2	R/W	0x0000.0000	Flash Memory Control 2	553

Table 8-3. Flash Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x030	FWBVAL	R/W	0x0000.0000	Flash Write Buffer Valid	554
0x100 - 0x17C	FWBn	R/W	0x0000.0000	Flash Write Buffer n	555
0xFC0	FSIZE	RO	0x0000.003F	Flash Size	556
0xFC4	SSIZE	RO	0x0000.007F	SRAM Size	557
0xFCC	ROMSWMAP	RO	0x0000.0000	ROM Software Map	558
EEPROM	Registers (EEPROM	Control Offset	)		
0x000	EESIZE	RO	0x0020.0200	EEPROM Size Information	559
0x004	EEBLOCK	R/W	0x0000.0000	EEPROM Current Block	560
0x008	EEOFFSET	R/W	0x0000.0000	EEPROM Current Offset	561
0x010	EERDWR	R/W	-	EEPROM Read-Write	562
0x014	EERDWRINC	R/W	-	EEPROM Read-Write with Increment	563
0x018	EEDONE	RO	0x0000.0000	EEPROM Done Status	564
0x01C	EESUPP	R/W	-	EEPROM Support Control and Status	566
0x020	EEUNLOCK	R/W	-	EEPROM Unlock	568
0x030	EEPROT	R/W	0x0000.0000	EEPROM Protection	569
0x034	EEPASS0	R/W	-	EEPROM Password	570
0x038	EEPASS1	R/W	-	EEPROM Password	570
0x03C	EEPASS2	R/W	-	EEPROM Password	570
0x040	EEINT	R/W	0x0000.0000	EEPROM Interrupt	571
0x050	EEHIDE	R/W	0x0000.0000	EEPROM Block Hide	572
0x080	EEDBGME	R/W	0x0000.0000	EEPROM Debug Mass Erase	573
0xFC0	EEPROMPP	RO	0x0000.001F	EEPROM Peripheral Properties	574
Memory I	Registers (System Co	ntrol Offset)			l
0x0F0	RMCTL	R/W1C	-	ROM Control	575
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	576
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	576
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	577
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	577
0x1D0	BOOTCFG	R/W	0xFFFF.FFFE	Boot Configuration	578
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	581
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	581

Table 8-3. Flash Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0x1E8	USER_REG2	R/W	0xFFFF.FFFF	User Register 2	581
0x1EC	USER_REG3	R/W	0xFFFF.FFFF	User Register 3	581
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	576
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	577

## 8.4 Flash Memory Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

### Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned CPU byte address and specifies which block is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

#### Flash Memory Address (FMA)

Base 0x400F.D000


16:0

**OFFSET** 

R/W

0x0

Offset 0x000 Type R/W, reset 0x0000.0000



Address Offset

Address offset in Flash memory where operation is performed, except for non-volatile registers (see "Non-Volatile Register Programming" on page 533 for details on values for this field).


# Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field Name Description Type Reset 31:0 DATA R/W 0x0000.0000 Data Value

Data value for write operation.

### Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 541). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 542) is written to the specified address.

This register must be the final register written and initiates the memory operation. The four control bits in the lower byte of this register are used to initiate memory operations.

Care must be taken not to set multiple control bits as the results of such an operation are unpredictable.

#### Flash Memory Control (FMC)

Name

Type


Reset

Base 0x400F.D000 Offset 0x008

Bit/Field

. . . .

Type R/W, reset 0x0000.0000



31:16	WRKEY	WO	0x0000	Flash Memory Write Key
				This field contains a write key, which is used to minimize the incidence of accidental Flash memory writes. The value $0xA442$ must be written into this field for a Flash memory write to occur. Writes to the <b>FMC</b> register without this <code>WRKEY</code> value are ignored. A read of this field returns the value $0$ .
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	COMT	R/W	0	Commit Register Value
				This bit is used to commit writes to Flash-memory-resident registers

Description

#### Value Description

 Set this bit to commit (write) the register value to a Flash-memory-resident register.

and to monitor the progress of that process.

- When read, a 1 indicates that the previous commit access is not complete.
- A write of 0 has no effect on the state of this bit.
   When read, a 0 indicates that the previous commit access is complete.

See "Non-Volatile Register Programming" on page 533 for more information on programming Flash-memory-resident registers.

Bit/Field	Name	Туре	Reset	Description
2	MERASE	R/W	0	Mass Erase Flash Memory
				This bit is used to mass erase the Flash main memory and to monitor the progress of that process.
				Value Description
				Set this bit to erase the Flash main memory.
				When read, a 1 indicates that the previous mass erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous mass erase access is complete.
				For information on erase time, see "Flash Memory and EEPROM" on page 1203.
1	ERASE	R/W	0	Erase a Page of Flash Memory
				This bit is used to erase a page of Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to erase the Flash memory page specified by the contents of the <b>FMA</b> register.
				When read, a 1 indicates that the previous page erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous page erase access is complete.
				For information on erase time, see "Flash Memory and EEPROM" on page 1203.
0	WRITE	R/W	0	Write a Word into Flash Memory
				This bit is used to write a word into Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to write the data stored in the <b>FMD</b> register into the Flash memory location specified by the contents of the <b>FMA</b> register.
				When read, a 1 indicates that the write update access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous write update access is complete.
				For information on programming time, see "Flash Memory and

For information on programming time, see "Flash Memory and EEPROM" on page 1203.


### Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the Flash memory controller has an interrupt condition. An interrupt is sent to the interrupt controller only if the corresponding FCIM register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:14	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PROGRIS	RO	0	Program Verify Error Raw Interrupt Status
				Value Description
				An interrupt is pending because the verify of a PROGRAM operation failed. If this error occurs when using the Flash write buffer, software must inspect the affected words to determine where the error occurred.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt PROGMISC}$ bit in the ${\tt FCMISC}$ register.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	ERRIS	RO	0	Erase Verify Error Raw Interrupt Status

#### Value Description

- An interrupt is pending because the verify of an ERASE operation failed. If this error occurs when using the Flash write buffer, software must inspect the affected words to determine where the error occurred.
- An interrupt has not occurred.

This bit is cleared by writing a 1 to the ERMISC bit in the FCMISC register.

Bit/Field	Name	Туре	Reset	Description
10	INVDRIS	RO	0	Invalid Data Raw Interrupt Status
				Value Description
				An interrupt is pending because a bit that was previously programmed as a 0 is now being requested to be programmed as a 1.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the INVMISC bit in the <b>FCMISC</b> register.
9	VOLTRIS	RO	0	Pump Voltage Raw Interrupt Status
				Value Description
				An interrupt is pending because the regulated voltage of the pump went out of spec during the Flash operation and the operation was terminated.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the <code>VOLTMISC</code> bit in the <b>FCMISC</b> register.
8:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	ERIS	RO	0	EEPROM Raw Interrupt Status
				This bit provides status EEPROM operation.
				Value Description
				An EEPROM interrupt has occurred.
				0 An EEPROM interrupt has not occurred.
				This bit is cleared by writing a 1 to the EMISC bit in the <b>FCMISC</b> register.
1	PRIS	RO	0	Programming Raw Interrupt Status
				This bit provides status on programming cycles which are write or erase actions generated through the <b>FMC</b> or <b>FMC2</b> register bits (see page 543 and page 553).
				Value Description
				1 The programming or erase cycle has completed.
				0 The programming or erase cycle has not completed.
				This status is sent to the interrupt controller when the PMASK bit in the

This bit is cleared by writing a 1 to the  ${\tt PMISC}$  bit in the FCMISC register.

FCIM register is set.

Bit/Field	Name	Type	Reset	Description
0	ARIS	RO	0	Access Raw Interrupt Status

#### Value Description

- A program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
- No access has tried to improperly program or erase the Flash memory.

This status is sent to the interrupt controller when the  ${\tt AMASK}$  bit in the  ${\tt FCIM}$  register is set.

This bit is cleared by writing a 1 to the  ${\tt AMISC}$  bit in the  ${\tt FCMISC}$  register.


# Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the Flash memory controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Base 0x400F.D000 Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:14	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PROGMASK	R/W	0	PROGVER Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PROGRIS bit is set.
				The PROGRIS interrupt is suppressed and not sent to the interrupt controller.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	ERMASK	R/W	0	ERVER Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the ERRIS bit is set.
				O The ERRIS interrupt is suppressed and not sent to the interrupt controller.
10	INVDMASK	R/W	0	Invalid Data Interrupt Mask

### Value Description

- An interrupt is sent to the interrupt controller when the INVDRIS bit is set.
- The INVDRIS interrupt is suppressed and not sent to the interrupt controller.



Bit/Field	Name	Туре	Reset	Description
9	VOLTMASK	R/W	0	VOLT Interrupt Mask
				Value Description
				1 An interrupt is sent to the interrupt controller when the VOLTRIS bit is set.
				O The VOLTRIS interrupt is suppressed and not sent to the interrupt controller.
8:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	EMASK	R/W	0	EEPROM Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the ERIS bit is set.
				O The ERIS interrupt is suppressed and not sent to the interrupt controller.
1	PMASK	R/W	0	Programming Interrupt Mask
				This bit controls the reporting of the programming raw interrupt status to the interrupt controller.
				Value Description
				An interrupt is sent to the interrupt controller when the PRIS bit is set.
				O The PRIS interrupt is suppressed and not sent to the interrupt controller.
0	AMASK	R/W	0	Access Interrupt Mask
				This bit controls the reporting of the access raw interrupt status to the interrupt controller.
				Value Description
				An interrupt is sent to the interrupt controller when the ARIS bit is set.
				O The ARIS interrupt is suppressed and not sent to the interrupt controller.

### Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000 Offset 0x014
Type R/W1C, reset 0x0000.0000

30

								resei	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PROGMISC	reserved	ERMISC	INVDMISC	VOLTMISC		'	rese	rved			EMISC	PMISC	AMISC
Туре	RO	RO	R/W1C	RO	R/W1C	R/W1C	R/W1C	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Desc	cription							
	31:14		reserv	/ed	R	O 0.	x0000.000	Soft	ware sho	ould not i	ely on th	ne value	of a res	erved bit	. To prov	ide
												ucts, the			ed bit sh	ould be
								pres	erved ac	cross a re	ead-mod	lify-write	operation	n.		
	13		PROGN	/ISC	R/W	/1C	0	PRC	GVER N	/lasked l	nterrupt	Status a	ınd Clea	r		
								\ /=I.	D							
								vait	ie Desc	ription						
								1	Wher signa	-	1 indica	ites that	an unma	asked int	errupt w	as
									Writir	ng a 1 to	this bit o	clears PR	ROGMISC	and als	o the PR	OGRIS
										•		ter (see ¡				
								0	Wher	n read, a	0 indica	ites that	an interr	upt has	not occu	rred.
									A wri	te of 0 ha	as no eff	ect on th	ne state	of this bi	t.	
	12		reserv	/ed	R	0	0				,	ne value				
												ucts, the lify-write			ed bit sh	ould be
	11		ERMI	sc	R/W	/1C	0	ERV	ER Mas	ked Inte	rrupt Sta	itus and	Clear			

#### Value Description

- When read, a 1 indicates that an unmasked interrupt was
  - Writing a 1 to this bit clears ERMISC and also the ERRIS bit in the FCRIS register (see page 545).
- When read, a 0 indicates that an interrupt has not occurred. A write of 0 has no effect on the state of this bit.



Bit/Field	Name	Туре	Reset	Description
10	INVDMISC	R/W1C	0	Invalid Data Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled.
				Writing a 1 to this bit clears INVDMISC and also the INVDRIS bit in the <b>FCRIS</b> register (see page 545).
				0 When read, a 0 indicates that an interrupt has not occurred.
				A write of 0 has no effect on the state of this bit.
9	VOLTMISC	R/W1C	0	VOLT Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled.
				Writing a 1 to this bit clears VOLTMISC and also the VOLTRIS bit in the FCRIS register (see page 545).
				0 When read, a 0 indicates that an interrupt has not occurred.
				A write of 0 has no effect on the state of this bit.
8:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	EMISC	R/W1C	0	EEPROM Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled.
				Writing a 1 to this bit clears EMISC and also the ERIS bit in the FCRIS register (see page 545).
				0 When read, a 0 indicates that an interrupt has not occurred.
				A write of 0 has no effect on the state of this bit.
1	PMISC	R/W1C	0	Programming Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because a programming cycle completed.
				Writing a 1 to this bit clears PMISC and also the PRIS bit in the

0

FCRIS register (see page 545).

interrupt has not occurred.

When read, a 0 indicates that a programming cycle complete

A write of 0 has no effect on the state of this bit.

Bit/Field	Name	Type	Reset	Description
0	AMISC	R/W1C	0	Access Masked Interrupt Status and Clear
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because a program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
				Writing a 1 to this bit clears AMISC and also the ARIS bit in the FCRIS register (see page 545).
				0 When read, a 0 indicates that no improper accesses have occurred.

A write of 0 has no effect on the state of this bit.

# Register 7: Flash Memory Control 2 (FMC2), offset 0x020


When this register is written, the Flash memory controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 541). If the access is a write access, the data contained in the **Flash Write Buffer (FWB)** registers is written.

This register must be the final register written as it initiates the memory operation.

#### Flash Memory Control 2 (FMC2)

Base 0x400F.D000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	WRKEY	wo	0x0000	Flash Memory Write Key  This field contains a write key, which is used to minimize the incidence of accidental Flash memory writes. The value 0xA442 must be written into this field for a write to occur. Writes to the <b>FMC2</b> register without this WRKEY value are ignored. A read of this field returns the value 0.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WRBUF	R/W	0	Buffered Flash Memory Write

# Value Description

Set this bit to write the data stored in the FWBn registers to the location specified by the contents of the FMA register.
 When read, a 1 indicates that the previous buffered Flash memory write access is not complete.

This bit is used to start a buffered write to Flash memory.

O A write of 0 has no effect on the state of this bit.
When read, a 0 indicates that the previous buffered Flash memory write access is complete.

For information on programming time, see "Flash Memory and EEPROM" on page 1203.

### Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030


This register provides a bitwise status of which **FWBn** registers have been written by the processor since the last write of the Flash memory write buffer. The entries with a 1 are written on the next write of the Flash memory write buffer. This register is cleared after the write operation by hardware. A protection violation on the write operation also clears this status.

Software can program the same 32 words to various Flash memory locations by setting the FWB[n] bits after they are cleared by the write operation. The next write operation then uses the same data as the previous one. In addition, if a **FWBn** register change should not be written to Flash memory, software can clear the corresponding FWB[n] bit to preserve the existing data when the next write operation occurs.

Flash Write Buffer Valid (FWBVAL)

Base 0x400F.D000 Offset 0x030

Type R/W, reset 0x0000.0000



### Value Description

- 1 The corresponding FWBn register has been updated since the last buffer write operation and is ready to be written to Flash memory.
- The corresponding **FWBn** register has no new data to be written.

Bit 0 corresponds to **FWB0**, offset 0x100, and bit 31 corresponds to **FWB31**, offset 0x13C.

# Register 9: Flash Write Buffer n (FWBn), offset 0x100 - 0x17C

These 32 registers hold the contents of the data to be written into the Flash memory on a buffered Flash memory write operation. The offset selects one of the 32-bit registers. Only **FWBn** registers that have been updated since the preceding buffered Flash memory write operation are written into the Flash memory, so it is not necessary to write the entire bank of registers in order to write 1 or 2 words. The **FWBn** registers are written into the Flash memory with the **FWB0** register corresponding to the address contained in **FMA**. **FWB1** is written to the address **FMA**+0x4 etc. Note that only data bits that are 0 result in the Flash memory being modified. A data bit that is 1 leaves the content of the Flash memory bit at its previous value.


# Flash Write Buffer n (FWBn)

Base 0x400F.D000 Offset 0x100 - 0x17C Type R/W, reset 0x0000.0000

31:0

DATA

R/W



0x0000.0000 Data


Data to be written into the Flash memory.

# Register 10: Flash Size (FSIZE), offset 0xFC0

This register indicates the size of the on-chip Flash memory.

Important: This register should be used to determine the size of the Flash memory that is implemented on this microcontroller. However, to support legacy software, the DC0 register is available. A read of the DC0 register correctly identifies legacy memory sizes. Software must use the FSIZE register for memory sizes that are not listed in the DC0 register description.

Flash Size (FSIZE)
Base 0x400F.D000
Offset 0xFC0
Type RO, reset 0x0000.003F



Bit/Field	Name	Type	Reset	Description
31:16	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	SIZE	RO	0x3F	Flash Size

Value Description
0x0003 8 KB of Flash
0x0007 16 KB of Flash
0x000F 32 KB of Flash
0x001F 64 KB of Flash
0x002F 96 KB of Flash
0x003F 128 KB of Flash
0x003F 192 KB of Flash

Indicates the size of the on-chip Flash memory.

0x007F 256 KB of Flash


### Register 11: SRAM Size (SSIZE), offset 0xFC4

This register indicates the size of the on-chip SRAM.

Important: This register should be used to determine the size of the SRAM that is implemented on this microcontroller. However, to support legacy software, the **DC0** register is available. A read of the **DC0** register correctly identifies legacy memory sizes. Software must use the **SSIZE** register for memory sizes that are not listed in the **DC0** register description.

#### SRAM Size (SSIZE)

Base 0x400F.D000 Offset 0xFC4 Type RO, reset 0x0000.007F



Bit/Field	Name	Type	Reset	Description
31:16	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	SIZE	RO	0x7F	SRAM Size

Indicates the size of the on-chip SRAM.

Value Description

0x0007 2 KB of SRAM

0x000F 4 KB of SRAM

0x001F 8 KB of SRAM

0x002F 12 KB of SRAM

0x003F 16 KB of SRAM

0x004F 20 KB of SRAM

0x005F 24 KB of SRAM

0x007F 32 KB of SRAM


## Register 12: ROM Software Map (ROMSWMAP), offset 0xFCC

This register indicates the presence of third-party software in the on-chip ROM.

Important: This register should be used to determine the presence of third-party software in the on-chip ROM on this microcontroller. However, to support legacy software, the NVMSTAT register is available. A read of the TPSW bit in the NVMSTAT register correctly identifies the presence of legacy third-party software. Software should use the ROMTPSW register for software that is not on legacy devices.



Base 0x400F.D000 Offset 0xFCC Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SAFERTOS	RO	0x0	SafeRTOS Present

Value Description

0 SafeRTOS is not in the on-chip ROM.

1 SafeRTOS is in the on-chip ROM.

# 8.5 EEPROM Register Descriptions (EEPROM Offset)

This section lists and describes the EEPROM registers, in numerical order by address offset. Registers in this section are relative to the EEPROM base address of 0x400A.F000.

Note that the EEPROM module clock must be enabled before the registers can be programmed (see page 390). There must be a delay of 3 system clocks after the EEPROM module clock is enabled before any EEPROM module registers are accessed. In addition, after enabling or resetting the EEPROM module, software must wait until the WORKING bit in the **EEDONE** register is clear before accessing any EEPROM registers.

# Register 13: EEPROM Size Information (EESIZE), offset 0x000

The **EESIZE** register indicates the number of 16-word blocks and 32-bit words in the EEPROM.

### EEPROM Size Information (EESIZE)

Base 0x400A.F000 Offset 0x000

Type RO, reset 0x0020.0200

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	reserved	1			ı	•	1	ı	BLKCNT	ı	) I	ı	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	WORDCNT															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:16	BLKCNT	RO	0x20	Number of 16-Word Blocks
				This value encoded in this field describes the number of 16-word blocks in the EEPROM.
15:0	WORDCNT	RO	0x200	Number of 32-Bit Words

This value encoded in this field describes the number of 32-bit words in the EEPROM.

# Register 14: EEPROM Current Block (EEBLOCK), offset 0x004


The **EEBLOCK** register is used to select the EEPROM block for subsequent reads, writes, and protection control. The value is a block offset into the EEPROM, such that the first block is 0, then second block is 1, etc. Each block contains 16 words. Attempts to set an invalid block causes the BLOCK field to be configured to 0. To verify that the intended block is being accessed, software can read the BLOCK field after it has been written. An invalid block can be either a non-existent block or a block that has been hidden using the **EEHIDE** register. Note that block 0 cannot be hidden.

#### EEPROM Current Block (EEBLOCK)

Base 0x400A.F000 Offset 0x004

D:4/E: -1-4

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:16	reserved	RO	0x00000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	BLOCK	R/W	0x0000	Current Block

This field specifies the block in the EEPROM that is selected for subsequent accesses. Once this field is configured, the read-write registers operate against the specified block, using the EEOFFSET register to select the word within the block. Additionally, the protection and unlock registers are used for the selected block. The maximum value that can be written into this register is determined by the block count, as indicated by the **EESIZE** register. Attempts to write this field larger than the maximum number of blocks or to a locked block causes this field to be configured to 0.


# Register 15: EEPROM Current Offset (EEOFFSET), offset 0x008

The **EEOFFSET** register is used to select the EEPROM word to read or write within the block selected by the **EEBLOCK** register. The value is a word offset into the block. Because accesses to the **EERDWRINC** register change the offset, software can read the contents of this register to determine the current offset.

#### EEPROM Current Offset (EEOFFSET)

Base 0x400A.F000

Offset 0x008
Type R/W, reset 0x0000.0000



Е	Bit/Field	Name	Type	Reset	Description
	31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
	3:0	OFFSET	R/W	0x0	Current Address Offset


This value is the current address specified as an offset into the block selected by the **EEBLOCK** register. Once configured, the read-write registers, **EERDRWR** and **EERDWRINC**, operate against that address. The offset is automatically incremented by the **EERDWRINC** register, with wrap around within the block, which means the offset is incremented from 15 back to 0.

# Register 16: EEPROM Read-Write (EERDWR), offset 0x010

The **EERDWR** register is used to read or write the EEPROM word at the address pointed to by the **EEBLOCK** and **EEOFFSET** registers. If the protection or access rules do not permit access, the operation is handled as follows: if reading is not allowed, the value 0xFFFF.FFFF is returned in all cases; if writing is not allowed, the **EEDONE** register is configured to indicate an error.

#### EEPROM Read-Write (EERDWR)

Base 0x400A.F000 Offset 0x010 Type R/W, reset -



31:0 VALUE R/W - EEPROM Read or Write Data

On a read, this field contains the value at the word pointed to by **EEOFFSET**. On a write, this field contains the data to be stored at the word pointed to by **EEOFFSET**. For writes, configuring this field starts the write process. If protection and access rules do not permit reads, all 1s are returned. If protection and access rules do not permit writes, the write fails and the **EEDONE** register indicates failure.


## Register 17: EEPROM Read-Write with Increment (EERDWRINC), offset 0x014

The **EERDWRINC** register is used to read or write the EEPROM word at the address pointed to by the **EEBLOCK** and **EEOFFSET** registers, and then increment the OFFSET field in the **EEOFFSET** register. If the protection or access rules do not permit access, the operation is handled as follows: if reading is not allowed, the value 0xFFF.FFFF is returned in all cases; if writing is not allowed, the **EEDONE** register is configured to indicate an error. In any case, the OFFSET field is incremented. If the last value is reached, OFFSET wraps around to 0 and points to the first word.

#### EEPROM Read-Write with Increment (EERDWRINC)

Base 0x400A.F000 Offset 0x014 Type R/W, reset -

31:0



VALUE R/W - EEPROM Read or Write Data with Increment

On a read, this field contains the value at the word pointed to by **EEOFFSET**. On a write, this field contains the data to be stored at the word pointed to by **EEOFFSET**. For writes, configuring this field starts the write process. If protection and access rules do not permit reads, all 1s are returned. If protection and access rules do not permit writes, the write fails and the **EEDONE** register indicates failure.


Regardless of error, the OFFSET field in the **EEOFFSET** register is incremented by 1, and the value wraps around if the last word is reached.

# Register 18: EEPROM Done Status (EEDONE), offset 0x018

The **EEDONE** register indicates the successful or failed completion of a write using the **EERDWR** or **EERDWRINC** register, protection set using the **EEPROT** register, password registered using the **EEPASS** register, support control using the **EESUPP** register, or a debug mass erase using the **EEDBGME** register. The **EEDONE** register can be used in conjunction with the **EEINT** register to generate an interrupt to report the status. The normal usage is to poll the **EEDONE** register or read the register after an interrupt is triggered. When **EEDONE**&1 is true, then write is still in progress. When **EEDONE**&1 is not true, then the value of **EEDONE** indicates the completion status. If **EEDONE**==0, then the write completed successfully. If **EEDONE**!=0, then an error occurred as indicated by which bit is set. If an error occurs, corrective action may be taken as explained on page 566.

#### EEPROM Done Status (EEDONE)

Base 0x400A.F000 Offset 0x018 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	INVPL	RO	0	Invalid Program Voltage Level
				Value Description
				An error occurred during programming due to the voltage level dropping below the level required for EEPROM programming. This operation can be retried, however the voltage must be stabilized before retrying.
				0 No error
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	WRBUSY	RO	0	Write Busy
				Value Description

Value Description

- 1 An attempt to access the EEPROM was made while a write was in progress.
- 0 No error



Bit/Field	Name	Туре	Reset	Description
4	NOPERM	RO	0	Write Without Permission
				Value Description  1 An attempt was made to write without permission. This error can result because the block is locked, the write violates the programmed access protection, or when an attempt is made to write a password when the password has already been written.
				0 No error
3	WKCOPY	RO	0	Working on a Copy
				Value Description
				A write is in progress and is waiting for the EEPROM to copy to or from the copy buffer.
				0 The EEPROM is not copying.
2	WKERASE	RO	0	Working on an Erase
				Value Description
				A write is in progress and the original block is being erased after being copied.
				0 The EEPROM is not erasing.
1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WORKING	RO	0	EEPROM Working
				Value Description
				1 The EEPROM is performing the requested operation.
				0 The EEPROM is not working.

## Register 19: EEPROM Support Control and Status (EESUPP), offset 0x01C


The **EESUPP** register indicates if internal operations are required because an internal copy buffer must be erased or a programming failure has occurred and the operation must be completed. These conditions are explained below as well as in more detail in the section called "Manual Copy Buffer Erase" on page 536 and the section called "Error During Programming" on page 537.

- The EREQ bit is set if the internal copy buffer must be erased the next time it is used because it is full. To avoid the delay of waiting for the copy buffer to be erased on the next write, it can be erased manually using this register by setting the START bit.
- If either PRETRY or ERETRY is set indicating that an operation must be completed, setting the START bit causes the operation to be performed again.

These bits are not changed by reset, so any condition that occurred before a reset is still indicated after a reset.

#### **EEPROM Support Control and Status (EESUPP)**

Base 0x400A.F000 Offset 0x01C Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description			
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
3	PRETRY	RO	-	Programming Must Be Retried			
				Value Description			
				1 Programming from a copy in either direction failed to complete and must be restarted by setting the START bit.			
				0 Programming has not failed.			
2	ERETRY	RO	-	Erase Must Be Retried			

#### Value Description

- 1 Erasing failed to complete and must be restarted by setting the START bit. If the failed erase is due to the erase of a main buffer, the copy will be performed after the erase completes successfully.
- 0 Erasing has not failed.



Bit/Field	Name	Туре	Reset	Description
1	EREQ	RO	-	Erase Required
				Value Description  1 An erase of the copy buffer is required.  0 The copy buffer has available space.
0	START	R/W	0	Start Erase

Setting this bit starts error recovery if the PRETRY or ERETRY bit is set. If both the PRETRY and the ERETRY bits are clear, setting this bit starts erasing the copy buffer if EREQ is set. If none of the other bits in this register are set, setting this bit is ignored. After this bit is set, the WORKING bit in the **EEDONE** register is set and is cleared when the operation is complete. In addition, the **EEINT** register can be used to generate an interrupt on completion.

If this bit is set while an operation is in progress, the write is ignored. The START bit is automatically cleared when the operation completes.

### Register 20: EEPROM Unlock (EEUNLOCK), offset 0x020

The **EEUNLOCK** register can be used to unlock the whole EEPROM or a single block using a password. Unlocking is only required if a password is registered using the **EEPASSn** registers for the block that is selected by the **EEBLOCK** register. If block 0 has a password, it locks the remaining blocks from any type of access, but uses its own protection mechanism, for example readable, but not writable when locked. In addition, if block 0 has a password, it must be unlocked before unlocking any other block.


The **EEUNLOCK** register is written between 1 and 3 times to form the 32-bit, 64-bit, or 96-bit password registered using the **EEPASSn** registers. The value used to configure the **EEPASS0** register must always be written last. For example, for a 96-bit password, the value used to configure the **EEPASS2** register must be written first followed by the **EEPASS1** and **EEPASS0** register values. The block or the whole EEPROM can be re-locked by writing 0xFFFF.FFFF to this register.

In the event that an invalid value is written to this register, the block remains locked. The state of the EEPROM lock can be determined by reading back the **EEUNLOCK** register. If a multi-word password is set and the number of words written is incorrect, writing 0xFFFF.FFFF to this register reverts the EEPROM lock to the locked state, and the proper unlock sequence can be retried.

Note that the internal logic is balanced to prevent any electrical or time-based attack being used to find the correct password or its length.

#### EEPROM Unlock (EEUNLOCK)

Base 0x400A.F000 Offset 0x020 Type R/W, reset -



31:0 UNLOCK R/W - EEPROM Unlock

Value Description

- 1 The EEPROM is unlocked.
- 0 The EEPROM is locked.

The EEPROM is locked if the block referenced by the **EEBLOCK** register has a password registered, or if the master block (block 0) has a password. Unlocking is performed by writing the password to this register. The block or the EEPROM stays unlocked until it is locked again or until the next reset. It can be locked again by writing 0xFFFF.FFFF to this register.

### Register 21: EEPROM Protection (EEPROT), offset 0x030

The **EEPROT** register is used to set or read the protection for the current block, as selected by the **EEBLOCK** register. Protection and access control is used to determine when a block's contents can be read or written.


#### **EEPROM Protection (EEPROT)**

Base 0x400A.F000 Offset 0x030

3

ACC

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### Value Description

Access Control

- Only supervisor code may access this block of the EEPROM.
   μDMA and Debug are also prevented from accessing the EEPROM.
- 0 Both user and supervisor code may access this block of the EEPROM.

If this bit is set for block 0, then the whole EEPROM may only be accessed by supervisor code.

2:0 PROT R/W 0x0 Protection	1 Contro
-----------------------------	----------

R/W

0

The Protection bits control what context is needed for reading and writing the block selected by the **EEBLOCK** register, or if block 0 is selected, all blocks. The following values are allowed:

#### Value Description

0x0 This setting is the default. If there is no password, the block is not protected and is readable and writable.

If there is a password, the block is readable, but only writable when unlocked.

0x1 If there is a password, the block is readable or writable only when unlocked.

This value has no meaning when there is no password.

0x2 If there is no password, the block is readable, not writable.
If there is a password, the block is readable only when unlocked, but is not writable under any conditions.

0x3 Reserved

Register 22: EEPROM Password (EEPASS0), offset 0x034

Register 23: EEPROM Password (EEPASS1), offset 0x038


Register 24: EEPROM Password (EEPASS2), offset 0x03C

The **EEPASSn** registers are used to configure a password for a block. A password may only be set once and cannot be changed. The password may be 32-bits, 64-bits, or 96-bits. Each word of the password can be any 32-bit value other than 0xFFFF.FFFF (all 1s). To set a password, the **EEPASS0** register is written to with a value other than 0xFFFF.FFF. When the write completes, as indicated in the **EEDONE** register, the application may choose to write to the **EEPASS1** register with a value other than 0xFFFF.FFF. When that write completes, the application may choose to write to the EEPASS2 register with a value other than 0xFFFF.FFFF to create a 96-bit password. The registers do not have to be written consecutively, and the **EEPASS1** and **EEPASS2** registers may be written at a later date. Based on whether 1, 2, or all 3 registers have been written, the unlock code also requires the same number of words to unlock.

Once the password is written, the block is not actually locked until either a reset occurs or 0xFFFF.FFFF is written to **EEUNLOCK**.

#### EEPROM Password (EEPASS0)

Base 0x400A.F000 Offset 0x034 Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	PASS	R/W	-	Password


This register reads as 0x1 if a password is registered for this block and 0x0 if no password is registered. A write to this register if it reads as 0x0 sets the password. If an attempt is made to write to this register when it reads as 0x1, the write is ignored and the NOPERM bit in the **EEDONE** register is set.

# Register 25: EEPROM Interrupt (EEINT), offset 0x040

The **EEINT** register is used to control whether an interrupt should be generated when a write to EEPROM completes as indicated by the **EEDONE** register value changing from 0x1 to any other value. If the INT bit in this register is set, the ERIS bit in the **Flash Controller Raw Interrupt Status (FCRIS)** register is set whenever the **EEDONE** register value changes from 0x1 as the Flash memory and the EEPROM share an interrupt vector.

#### **EEPROM Interrupt (EEINT)**

Base 0x400A.F000 Offset 0x040 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	INT	R/W	0	Interrupt Enable

#### Value Description

- An interrupt is generated when the **EEDONE** register transitions from 1 to 0 or an error occurs. The **EEDONE** register provides status after a write to an offset location as well as a write to the password and protection bits.
- 0 No interrupt is generated.

# Register 26: EEPROM Block Hide (EEHIDE), offset 0x050

The **EEHIDE** register is used to hide one or more blocks other than block 0. Once hidden, the block is not accessible until the next reset. This model allows initialization code to have access to data which is not visible to the rest of the application. This register also provides for additional security in that there is no password to search for in the code or data.

#### EEPROM Block Hide (EEHIDE)

Hn


R/W

0x0000.000

Base 0x400A.F000

31:1

Offset 0x050 Type R/W, reset 0x0000.0000



#### Value Description

Hide Block

The block number that corresponds to the bit number is hidden. A hidden block cannot be accessed, and the OFFSET value in the **EEBLOCK** register cannot be set to that block number. If an attempt is made to configure the OFFSET field to a hidden block, the **EEBLOCK** register is cleared.

Any attempt to clear a bit in this register that is set is ignored.

0 The corresponding block is not hidden.

0 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 27: EEPROM Debug Mass Erase (EEDBGME), offset 0x080


The **EEDBGME** register is used to mass erase the EEPROM block back to its default state from the factory. This register is intended to be used only for debug and test purposes, not in production environments. The erase takes place in such a way as to be secure. It first erases all data and then erases the protection mechanism. This register can only be written from supervisor mode by the core, and can also be written by the Stellaris debug controller when enabled. A key is used to avoid accidental use of this mechanism. Note that if a power down takes place while erasing, the mechanism should be used again to complete the operation. Powering off prematurely does not expose secured data.

To start a mass erase, the whole register must be written as 0xE37B.0001. The register reads back as 0x1 until the erase is fully completed at which time it reads as 0x0. The **EEDONE** register is set to 0x1 when the erase is started and changes to 0x0 or an error when the mass erase is complete.

#### EEPROM Debug Mass Erase (EEDBGME)

Base 0x400A.F000 Offset 0x080

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	KEY	WO	0x0000	Erase Key This field must be written with 0xE37B for the $\mathtt{ME}$ field to be effective.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ME	R/W	0	Mass Erase

### Value Description


- 1 When written as a 1, the EEPROM is mass erased. This bit continues to read as 1 until the EEPROM is fully erased.
- 0 No action.

# Register 28: EEPROM Peripheral Properties (EEPROMPP), offset 0xFC0

The **EEPROMPP** register indicates the size of the EEPROM for this part.

EEPROM Peripheral Properties (EEPROMPP)

Base 0x400A.F000 Offset 0xFC0 Type RO, reset 0x0000.001F



31:5	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	SIZE	RO	0x1F	EEPROM Size

# 8.6 Memory Register Descriptions (System Control Offset)

The remainder of this section lists and describes the registers that reside in the System Control address space, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

### Register 29: ROM Control (RMCTL), offset 0x0F0


This register provides control of the ROM controller state. This register offset is relative to the System Control base address of 0x400F.E000.

At reset, the following sequence is performed:

- 1. The **BOOTCFG** register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFFF.FFFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFFF.FFFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

### ROM Control (RMCTL)

Base 0x400F.E000 Offset 0x0F0 Type R/W1C, reset -



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	BA	R/W1C	1	Boot Alias

Value Description

- 1 The microcontroller's ROM appears at address 0x0.
- 0 The Flash memory is at address 0x0.

This bit is cleared by writing a 1 to this bit position.

# Register 30: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200

### Register 31: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: The FMPRE0 register is aliased for backwards compatibility.

**Note:** Offset is relative to System Control base address of 0x400F.E000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits).


This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter.


Each **FMPREn** register controls a 64K block. For additional information, see the "Flash Memory Protection" section.

FMPRE0: 0 to 64 KBFMPRE1: 65 to 128 KB

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFF.FFFF





Each bit configures a 2-KB flash block to be read only.

The policies may be combined as shown in the table "Flash Protection Policy Combinations".

# Register 32: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400

# Register 33: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: The FMPPE0 register is aliased for backwards compatibility.

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the read-only protection bits).


This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, the only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter. For additional information, see the "Flash Memory Protection" section.

Each **FMPPEn** register controls a 64K block. For additional information, see the "Flash Memory Protection" section.

FMPPE0: 0 to 64 KBFMPPE1: 65 to 128 KB

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0xFFF.FFFF Flash Programming Enable

Each bit configures a 2-KB flash block to be execute only.

The policies may be combined as shown in the table "Flash Protection Policy Combinations".

# Register 34: Boot Configuration (BOOTCFG), offset 0x1D0

**Note:** Offset is relative to System Control base address of 0x400FE000.


This register provides configuration of a GPIO pin to enable the ROM Boot Loader as well as a write-once mechanism to disable external debugger access to the device. Upon reset, the user has the opportunity to direct the core to execute the ROM Boot Loader or the application in Flash memory by using any GPIO signal from Ports A-H as configured by the bits in this register. At reset, the following sequence is performed:

- 1. The BOOTCFG register is read. If the EN bit is clear, the ROM Boot Loader is executed.
- 2. In the ROM Boot Loader, the status of the specified GPIO pin is compared with the specified polarity. If the status matches the specified polarity, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- 3. If the EN bit is set or the status doesn't match the specified polarity, the data at address 0x0000.0004 is read, and if the data at this address is 0xFFF.FFF, the ROM is mapped to address 0x0000.0000 and execution continues out of the ROM Boot Loader.
- **4.** If there is data at address 0x0000.0004 that is not 0xFFF.FFFF, the stack pointer (**SP**) is loaded from Flash memory at address 0x0000.0000 and the program counter (**PC**) is loaded from address 0x0000.0004. The user application begins executing.

The DBG0 bit is cleared by the factory and the DBG1 bit is set, which enables external debuggers. Clearing the DBG1 bit disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NW bit indicates that the register has not yet been committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG chapter.

#### Boot Configuration (BOOTCFG)

Base 0x400F.E000 Offset 0x1D0



Bit/Field	Name	Type	Reset	Description
31	NW	R/W	1	Not Written

When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again.



Bit/Field	Name	Туре	Reset	Description
30:16	reserved	RO	0x7FFF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:13	PORT	R/W	0x7	Boot GPIO Port
				This field selects the port of the GPIO port pin that enables the ROM boot loader at reset.
				Value Description
				0x0 Port A
				0x1 Port B
				0x2 Port C
				0x3 Port D
				0x4 Port E
				0x5 Port F
				0x6 Port G
				0x7 Port H
12:10	PIN	R/W	0x7	Boot GPIO Pin  This field selects the pin number of the GPIO port pin that enables the ROM boot loader at reset.
				Now book loader at reset.
				Value Description
				0x0 Pin 0
				0x1 Pin 1
				0x2 Pin 2
				0x3 Pin 3
				0x4 Pin 4
				0x5 Pin 5
				0x6 Pin 6
				0x7 Pin 7
9	POL	R/W	1	Boot GPIO Polarity
				When set, this bit selects a high level for the GPIO port pin to enable the ROM boot loader at reset. When clear, this bit selects a low level for the GPIO port pin.
8	EN	R/W	1	Boot GPIO Enable
				Clearing this bit enables the use of a GPIO pin to enable the ROM Boot Loader at reset. When this bit is set, the contents of address 0x0000.0004 are checked to see if the Flash memory has been programmed. If the contents are not 0xFFFF.FFFF, the core executes out of Flash memory. If the Flash has not been programmed, the core executes out of ROM.
7:2	reserved	RO	0x3F	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
1	DBG1	R/W	1	Debug Control 1 The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.
0	DBG0	R/W	0	Debug Control 0  The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

Register 35: User Register 0 (USER\_REG0), offset 0x1E0

Register 36: User Register 1 (USER\_REG1), offset 0x1E4

Register 37: User Register 2 (USER\_REG2), offset 0x1E8

Register 38: User Register 3 (USER\_REG3), offset 0x1EC

**Note:** Offset is relative to System Control base address of 0x400FE000.

These registers each provide 31 bits of user-defined data that is non-volatile and can only be committed once. Bit 31 indicates that the register is available to be committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device. The only way to restore the factory default value of this register is to perform the "Recover Locked Device" sequence detailed in the JTAG section.

# User Register 0 (USER\_REG0)

Base 0x400F.E000 Offset 0x1E0 Type R/W, reset 0xFFFF.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		ı	1		ı	ı	ı	DATA		1	ı	1 1	1	ı	'
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	•		ı	ı	DA	TA		1	•		1	ı	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

В	it/Field	Name	Туре	Reset	Description
	31	NW	R/W	1	Not Written
					When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again.
	30:0	DATA	R/W 0x	x7FFF.FFFF	User Data

Contains the user data value. This field is initialized to all 1s and can only be committed once.

# 9 Micro Direct Memory Access (µDMA)


The LM4F122E5QC microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (µDMA). The µDMA controller provides a way to offload data transfer tasks from the Cortex<sup>™</sup>-M4F processor, allowing for more efficient use of the processor and the available bus bandwidth. The µDMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The µDMA controller provides the following features:

- ARM® PrimeCell® 32-channel configurable µDMA controller
- Support for memory-to-memory, memory-to-peripheral, and peripheral-to-memory in multiple transfer modes
  - Basic for simple transfer scenarios
  - Ping-pong for continuous data flow
  - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
  - Independently configured and operated channels
  - Dedicated channels for supported on-chip modules
  - Flexible channel assignments
  - One channel each for receive and transmit path for bidirectional modules
  - Dedicated channel for software-initiated transfers
  - Per-channel configurable priority scheme
  - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
  - µDMA controller access is subordinate to core access
  - RAM striping
  - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable peripheral requests

Interrupt on transfer completion, with a separate interrupt per channel

# 9.1 Block Diagram

Figure 9-1. µDMA Block Diagram



# 9.2 Functional Description

The  $\mu$ DMA controller is a flexible and highly configurable DMA controller designed to work efficiently with the microcontroller's Cortex-M4F processor core. It supports multiple data sizes and address increment schemes, multiple levels of priority among DMA channels, and several transfer modes to allow for sophisticated programmed data transfers. The  $\mu$ DMA controller's usage of the bus is always subordinate to the processor core, so it never holds up a bus transaction by the processor. Because the  $\mu$ DMA controller is only using otherwise-idle bus cycles, the data transfer bandwidth it provides is essentially free, with no impact on the rest of the system. The bus architecture has been optimized to greatly enhance the ability of the processor core and the  $\mu$ DMA controller to efficiently share the on-chip bus, thus improving performance. The optimizations include RAM striping and peripheral bus segmentation, which in many cases allow both the processor core and the  $\mu$ DMA controller to access the bus and perform simultaneous data transfers.

The  $\mu$ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the  $\mu$ DMA controller.

Each peripheral function that is supported has a dedicated channel on the  $\mu DMA$  controller that can be configured independently. The  $\mu DMA$  controller implements a unique configuration method using channel control structures that are maintained in system memory by the processor. While simple transfer modes are supported, it is also possible to build up sophisticated "task" lists in memory that allow the  $\mu DMA$  controller to perform arbitrary-sized transfers to and from arbitrary locations as part of a single transfer request. The  $\mu DMA$  controller also supports the use of ping-pong buffering to accommodate constant streaming of data to or from a peripheral.

Each channel also has a configurable arbitration size. The arbitration size is the number of items that are transferred in a burst before the  $\mu DMA$  controller rearbitrates for channel priority. Using the arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral each time it makes a  $\mu DMA$  service request.

## 9.2.1 Channel Assignments

Each DMA channel has up to five possible assignments which are selected using the **DMA Channel Map Select n (DMACHMAPn)** registers with 4-bit assignment fields for each µDMA channel.

Table 9-1 on page 584 shows the µDMA channel mapping. The Enc. column shows the encoding for the respective **DMACHMAPn** bit field. Encodings 0x5 - 0xF are all reserved. To support legacy software which uses the **DMA Channel Assignment (DMACHASGN)** register, Enc. 0 is equivalent to a **DMACHASGN** bit being clear, and Enc. 1 is equivalent to a **DMACHASGN** bit being set. If the **DMACHASGN** register is read, bit fields return 0 if the corresponding **DMACHMAPn** register field value are equal to 0, otherwise they return 1 if the corresponding **DMACHMAPn** register field values are not equal to 0. The Type indication in the table indicates if a particular peripheral uses a single request (S), burst request (B) or either (SB).

**Note:** Channels noted in the table as "Available for software" may be assigned to peripherals in the future. However, they are currently available for software use. Channel 30 is dedicated for software use.

The USB endpoints mapped to  $\mu DMA$  channels 0-3 can be changed with the **USBDMASEL** register (see page 1141).

Enc.	0	0 1		2		3		4		
Ch #	Peripheral	Туре	Peripheral	Туре	Peripheral	Туре	Peripheral	Туре	Peripheral	Туре
0	USB0 EP1 RX	SB	UART2 RX	SB	Software	В	GPTimer 4A	S	Software	В
1	USB0 EP1 TX	В	UART2 TX	SB	Software	В	GPTimer 4B	S	Software	В
2	USB0 EP2 RX	В	GPTimer 3A	S	Software	В	Software	В	Software	В
3	USB0 EP2 TX	В	GPTimer 3B	S	Software	В	Software	В	Software	В
4	USB0 EP3 RX	В	GPTimer 2A	S	Software	В	GPIO A	В	Software	В
5	USB0 EP3 TX	В	GPTimer 2B	S	Software	В	GPIO B	В	Software	В
6	Software	В	GPTimer 2A	S	UART5 RX	SB	GPIO C	В	Software	В
7	Software	В	GPTimer 2B	S	UART5 TX	SB	GPIO D	В	Software	В
8	UART0 RX	SB	UART1 RX	SB	Software	В	GPTimer 5A	S	Software	В
9	UART0 TX	SB	UART1 TX	SB	Software	В	GPTimer 5B	S	Software	В
10	SSI0 RX	SB	SSI1 RX	SB	UART6 RX	SB	GPTimer 6A	S	Software	В
11	SSI0 TX	SB	SSI1 TX	SB	UART6 TX	SB	GPTimer 6B	S	Software	В
12	Software	В	UART2 RX	SB	SSI2 RX	SB	GPTimer 7A	S	GPIO K	В
13	Software	В	UART2 TX	SB	SSI2 TX	SB	GPTimer 7B	S	Software	В
14	ADC0 SS0	В	GPTimer 2A	S	SSI3 RX	SB	GPIO E	В	Software	В
15	ADC0 SS1	В	GPTimer 2B	S	SSI3 TX	SB	GPIO F	В	Software	В
16	ADC0 SS2	В	Software	В	UART3 RX	SB	GPTimer 8A	S	Software	В
17	ADC0 SS3	В	Software	В	UART3 TX	SB	GPTimer 8B	S	Software	В
18	GPTimer 0A	S	GPTimer 1A	S	UART4 RX	SB	GPIO B	В	Software	В
19	GPTimer 0B	S	GPTimer 1B	S	UART4 TX	SB	GPIO G	В	Software	В

Table 9-1. µDMA Channel Assignments

Enc. 0 3 4 Ch Peripheral **Peripheral Peripheral** Peripheral Type Type Peripheral Type Type Type 20 **GPTimer 1A** Software **UART7 RX** SB **GPIO H** Software В **GPTimer 1B** Software **UART7 TX** GPIO J 21 S SB Software В **UART1 RX** 22 SB В В Software Software Software В Software В 23 **UART1 TX** SB Software Software Software Software В 24 SSI1 RX SB ADC1 SS0 В Software В **GPTimer 9A** S Software В 25 SSI1 TX SB ADC1 SS1 В Software В **GPTimer 9B** S Software В ADC1 SS2 **GPTimer 10A** 26 Software Software Software В ADC1 SS3 В В **GPTimer 10B** S В 27 Software В Software Software 28 Software В Software В Software В **GPTimer 11A** S Software В 29 Software В Software В Software В **GPTimer 11B** S Software В 30 Software В Software В Software В Software В Software В Reserved Reserved Reserved Reserved Reserved В

Table 9-1. µDMA Channel Assignments (continued)

# 9.2.2 Priority

The µDMA controller assigns priority to each channel based on the channel number and the priority level bit for the channel. Channel number 0 has the highest priority and as the channel number increases, the priority of a channel decreases. Each channel has a priority level bit to provide two levels of priority: default priority and high priority. If the priority level bit is set, then that channel has higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high priority channels.

The priority bit for a channel can be set using the **DMA Channel Priority Set (DMAPRIOSET)** register and cleared with the **DMA Channel Priority Clear (DMAPRIOCLR)** register.

#### 9.2.3 Arbitration Size

When a  $\mu$ DMA channel requests a transfer, the  $\mu$ DMA controller arbitrates among all the channels making a request and services the  $\mu$ DMA channel with the highest priority. Once a transfer begins, it continues for a selectable number of transfers before rearbitrating among the requesting channels again. The arbitration size can be configured for each channel, ranging from 1 to 1024 item transfers. After the  $\mu$ DMA controller transfers the number of items specified by the arbitration size, it then checks among all the channels making a request and services the channel with the highest priority.

If a lower priority  $\mu$ DMA channel uses a large arbitration size, the latency for higher priority channels is increased because the  $\mu$ DMA controller completes the lower priority burst before checking for higher priority requests. Therefore, lower priority channels should not use a large arbitration size for best response on high priority channels.

The arbitration size can also be thought of as a burst size. It is the maximum number of items that are transferred at any one time in a burst. Here, the term arbitration refers to determination of  $\mu DMA$  channel priority, not arbitration for the bus. When the  $\mu DMA$  controller arbitrates for the bus, the processor always takes priority. Furthermore, the  $\mu DMA$  controller is held off whenever the processor must perform a bus transaction on the same bus, even in the middle of a burst transfer.

# 9.2.4 Request Types

The µDMA controller responds to two types of requests from a peripheral: single or burst. Each peripheral may support either or both types of requests. A single request means that the peripheral is ready to transfer one item, while a burst request means that the peripheral is ready to transfer multiple items.

The  $\mu$ DMA controller responds differently depending on whether the peripheral is making a single request or a burst request. If both are asserted, and the  $\mu$ DMA channel has been set up for a burst transfer, then the burst request takes precedence. See Table 9-2 on page 586, which shows how each peripheral supports the two request types.

**Table 9-2. Request Type Support** 

Peripheral	Single Request Signal	Burst Request Signal
ADC	None	Sequencer IE bit
General-Purpose Timer	Raw interrupt pulse	None
GPIO	Raw interrupt pulse	None
SSI TX	TX FIFO Not Full	TX FIFO Level (fixed at 4)
SSIRX	RX FIFO Not Empty	RX FIFO Level (fixed at 4)
UART TX	TX FIFO Not Full	TX FIFO Level (configurable)
UART RX	RX FIFO Not Empty	RX FIFO Level (configurable)
USB TX	None	FIFO TXRDY
USB RX	None	FIFO RXRDY

## 9.2.4.1 Single Request

When a single request is detected, and not a burst request, the µDMA controller transfers one item and then stops to wait for another request.

#### 9.2.4.2 Burst Request

When a burst request is detected, the  $\mu$ DMA controller transfers the number of items that is the lesser of the arbitration size or the number of items remaining in the transfer. Therefore, the arbitration size should be the same as the number of data items that the peripheral can accommodate when making a burst request. For example, the UART generates a burst request based on the FIFO trigger level. In this case, the arbitration size should be set to the amount of data that the FIFO can transfer when the trigger level is reached. A burst transfer runs to completion once it is started, and cannot be interrupted, even by a higher priority channel. Burst transfers complete in a shorter time than the same number of non-burst transfers.

It may be desirable to use only burst transfers and not allow single transfers. For example, perhaps the nature of the data is such that it only makes sense when transferred together as a single unit rather than one piece at a time. The single request can be disabled by using the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register. By setting the bit for a channel in this register, the  $\mu DMA$  controller only responds to burst requests for that channel.

# 9.2.5 Channel Configuration

The  $\mu$ DMA controller uses an area of system memory to store a set of channel control structures in a table. The control table may have one or two entries for each  $\mu$ DMA channel. Each entry in the table structure contains source and destination pointers, transfer size, and transfer mode. The control table can be located anywhere in system memory, but it must be contiguous and aligned on a 1024-byte boundary.

Table 9-3 on page 587 shows the layout in memory of the channel control table. Each channel may have one or two control structures in the control table: a primary control structure and an optional alternate control structure. The table is organized so that all of the primary entries are in the first half of the table, and all the alternate structures are in the second half of the table. The primary entry is used for simple transfer modes where transfers can be reconfigured and restarted after each transfer is complete. In this case, the alternate control structures are not used and therefore only the first half of the table must be allocated in memory; the second half of the control table is not necessary, and that memory can be used for something else. If a more complex transfer mode is used such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space should be allocated for the entire table.

Any unused memory in the control table may be used by the application. This includes the control structures for any channels that are unused by the application as well as the unused control word for each channel.

Offset Channel 0x00, Primary 0x10 1, Primary 0x1F0 31, Primary 0x200 0, Alternate 0x210 1 Alternate 0x3F0

31. Alternate

**Table 9-3. Control Structure Memory Map** 

Table 9-4 shows an individual control structure entry in the control table. Each entry is aligned on a 16-byte boundary. The entry contains four long words: the source end pointer, the destination end pointer, the control word, and an unused entry. The end pointers point to the ending address of the transfer and are inclusive. If the source or destination is non-incrementing (as for a peripheral register), then the pointer should point to the transfer address.

Table 9-4. Channel Control Structure

Offset	Description
0x000	Source End Pointer
0x004	Destination End Pointer
0x008	Control Word
0x00C	Unused

The control word contains the following fields:

- Source and destination data sizes
- Source and destination address increment size
- Number of transfers before bus arbitration
- Total number of items to transfer
- Useburst flag

#### Transfer mode

The control word and each field are described in detail in " $\mu$ DMA Channel Control Structure" on page 605. The  $\mu$ DMA controller updates the transfer size and transfer mode fields as the transfer is performed. At the end of a transfer, the transfer size indicates 0, and the transfer mode indicates "stopped." Because the control word is modified by the  $\mu$ DMA controller, it must be reconfigured before each new transfer. The source and destination end pointers are not modified, so they can be left unchanged if the source or destination addresses remain the same.

Prior to starting a transfer, a µDMA channel must be enabled by setting the appropriate bit in the **DMA Channel Enable Set (DMAENASET)** register. A channel can be disabled by setting the channel bit in the **DMA Channel Enable Clear (DMAENACLR)** register. At the end of a complete µDMA transfer, the controller automatically disables the channel.

#### 9.2.6 Transfer Modes

The µDMA controller supports several transfer modes. Two of the modes support simple one-time transfers. Several complex modes support a continuous flow of data.

#### 9.2.6.1 Stop Mode

While Stop is not actually a transfer mode, it is a valid value for the mode field of the control word. When the mode field has this value, the  $\mu$ DMA controller does not perform any transfers and disables the channel if it is enabled. At the end of a transfer, the  $\mu$ DMA controller updates the control word to set the mode to Stop.

#### 9.2.6.2 Basic Mode

In Basic mode, the  $\mu$ DMA controller performs transfers as long as there are more items to transfer, and a transfer request is present. This mode is used with peripherals that assert a  $\mu$ DMA request signal whenever the peripheral is ready for a data transfer. Basic mode should not be used in any situation where the request is momentary even though the entire transfer should be completed. For example, a software-initiated transfer creates a momentary request, and in Basic mode, only the number of transfers specified by the ARBSIZE field in the **DMA Channel Control Word (DMACHCTL)** register is transferred on a software request, even if there is more data to transfer.

When all of the items have been transferred using Basic mode, the  $\mu DMA$  controller sets the mode for that channel to Stop.

#### 9.2.6.3 Auto Mode

Auto mode is similar to Basic mode, except that once a transfer request is received, the transfer runs to completion, even if the µDMA request is removed. This mode is suitable for software-triggered transfers. Generally, Auto mode is not used with a peripheral.

When all the items have been transferred using Auto mode, the µDMA controller sets the mode for that channel to Stop.


#### 9.2.6.4 **Ping-Pong**

Ping-Pong mode is used to support a continuous data flow to or from a peripheral. To use Ping-Pong mode, both the primary and alternate data structures must be implemented. Both structures are set up by the processor for data transfer between memory and a peripheral. The transfer is started using the primary control structure. When the transfer using the primary control structure is complete, the µDMA controller reads the alternate control structure for that channel to continue the transfer. Each time this happens, an interrupt is generated, and the processor can reload the control structure for the just-completed transfer. Data flow can continue indefinitely this way, using the primary and

alternate control structures to switch back and forth between buffers as the data flows to or from the peripheral.

Refer to Figure 9-2 on page 589 for an example showing operation in Ping-Pong mode.

Figure 9-2. Example of Ping-Pong µDMA Transaction



#### 9.2.6.5 Memory Scatter-Gather

Memory Scatter-Gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather  $\mu$ DMA operation could be used to selectively read the payload of several stored packets of a communication protocol and store them together in sequence in a memory buffer.

In Memory Scatter-Gather mode, the primary control structure is used to program the alternate control structure from a table in memory. The table is set up by the processor software and contains a list of control structures, each containing the source and destination end pointers, and the control word for a specific transfer. The mode of each control word must be set to Scatter-Gather mode. Each entry in the table is copied in turn to the alternate structure where it is then executed. The  $\mu$ DMA controller alternates between using the primary control structure to copy the next transfer instruction from the list and then executing the new transfer instruction. The end of the list is marked by programming the control word for the last entry to use Auto transfer mode. Once the last transfer is performed using Auto mode, the  $\mu$ DMA controller stops. A completion interrupt is generated only after the last transfer. It is possible to loop the list by having the last entry copy the primary control structure to point back to the beginning of the list (or to a new list). It is also possible to trigger a set of other channels to perform a transfer, either directly, by programming a write to the software trigger for another channel, or indirectly, by causing a peripheral action that results in a  $\mu$ DMA request.

By programming the  $\mu$ DMA controller using this method, a set of arbitrary transfers can be performed based on a single  $\mu$ DMA request.

Refer to Figure 9-3 on page 591 and Figure 9-4 on page 592, which show an example of operation in Memory Scatter-Gather mode. This example shows a *gather* operation, where data in three separate buffers in memory is copied together into one buffer. Figure 9-3 on page 591 shows how the application sets up a  $\mu$ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure

Figure 9-4 on page 592 shows the sequence as the  $\mu$ DMA controller performs the three sets of copy operations. First, using the primary control structure, the  $\mu$ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the destination buffer. Next, the  $\mu$ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 9-3. Memory Scatter-Gather, Setup and Configuration

#### NOTES:

- 1. Application has a need to copy data items from three separate locations in memory into one combined buffer.
- 2. Application sets up μDMA "task list" in memory, which contains the pointers and control configuration for three μDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.


Figure 9-4. Memory Scatter-Gather, µDMA Copy Sequence



Using the channel's primary control structure, the  $\mu DMA$  controller copies task A configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the  $\mu DMA$  controller copies data from the source buffer A to the destination buffer.


\_\_\_\_\_



Using the channel's primary control structure, the  $\mu DMA$  controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the  $\mu DMA$  controller copies data from the source buffer B to the destination buffer.

\_\_\_\_\_\_



Using the channel's primary control structure, the  $\mu DMA$  controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the  $\mu DMA$  controller copies data from the source buffer C to the destination buffer.

#### 9.2.6.6 Peripheral Scatter-Gather

Peripheral Scatter-Gather mode is very similar to Memory Scatter-Gather, except that the transfers are controlled by a peripheral making a  $\mu DMA$  request. Upon detecting a request from the peripheral, the  $\mu DMA$  controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer. At the end of this transfer, the next transfer is started only if the peripheral again asserts a  $\mu DMA$  request. The  $\mu DMA$  controller continues to perform transfers from the list only when the peripheral is making a request, until the last transfer is complete. A completion interrupt is generated only after the last transfer.

By using this method, the  $\mu$ DMA controller can transfer data to or from a peripheral from a set of arbitrary locations whenever the peripheral is ready to transfer data.

Refer to Figure 9-5 on page 594 and Figure 9-6 on page 595, which show an example of operation in Peripheral Scatter-Gather mode. This example shows a gather operation, where data from three separate buffers in memory is copied to a single peripheral data register. Figure 9-5 on page 594 shows how the application sets up a  $\mu$ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 9-6 on page 595 shows the sequence as the  $\mu$ DMA controller performs the three sets of copy operations. First, using the primary control structure, the  $\mu$ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the peripheral data register. Next, the  $\mu$ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 9-5. Peripheral Scatter-Gather, Setup and Configuration

#### NOTES:

- 1. Application has a need to copy data items from three separate locations in memory into a peripheral data register.
- 2. Application sets up  $\mu$ DMA "task list" in memory, which contains the pointers and control configuration for three  $\mu$ DMA copy "tasks."
- Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it is executed by the μDMA controller.

Figure 9-6. Peripheral Scatter-Gather, µDMA Copy Sequence



Using the channel's primary control structure, the  $\mu DMA$  controller copies task A configuration to the channel's alternate control structure.


Then, using the channel's alternate control structure, the  $\mu DMA$  controller copies data from the source buffer A to the peripheral data register.

\_\_\_\_\_



Using the channel's primary control structure, the  $\mu DMA$  controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the  $\mu DMA$  controller copies data from the source buffer B to the peripheral data register.



Using the channel's primary control structure, the  $\mu DMA$  controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the  $\mu DMA$  controller copies data from the source buffer C to the peripheral data register.

#### 9.2.7 Transfer Size and Increment

The  $\mu$ DMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be auto-incremented by bytes, half-words, or words, or can be set to no increment. The source and destination address increment values can be set independently, and it is not necessary for the address increment to match the data size as long as the increment is the same or larger than the data size. For example, it is possible to perform a transfer using 8-bit data size, but using an address increment of full words (4 bytes). The data to be transferred must be aligned in memory according to the data size (8, 16, or 32 bits).

Table 9-5 shows the configuration to read from a peripheral that supplies 8-bit data.

Table 9-5. µDMA Read Example: 8-Bit Peripheral

Field	Configuration
Source data size	8 bits
Destination data size	8 bits
Source address increment	No increment
Destination address increment	Byte
Source end pointer	Peripheral read FIFO register
Destination end pointer	End of the data buffer in memory

## 9.2.8 Peripheral Interface

Each peripheral that supports  $\mu$ DMA has a single request and/or burst request signal that is asserted when the peripheral is ready to transfer data (see Table 9-2 on page 586). The request signal can be disabled or enabled using the **DMA Channel Request Mask Set (DMAREQMASKSET)** and **DMA Channel Request Mask Clear (DMAREQMASKCLR)** registers. The  $\mu$ DMA request signal is disabled, or masked, when the channel request mask bit is set. When the request is not masked, the  $\mu$ DMA channel is configured correctly and enabled, and the peripheral asserts the request signal, the  $\mu$ DMA controller begins the transfer.

**Note:** When using  $\mu$ DMA to transfer data to and from a peripheral, the peripheral must disable all interrupts to the NVIC.

When a  $\mu$ DMA transfer is complete, the  $\mu$ DMA controller generates an interrupt, see "Interrupts and Errors" on page 597 for more information.

For more information on how a specific peripheral interacts with the  $\mu$ DMA controller, refer to the DMA Operation section in the chapter that discusses that peripheral.

# 9.2.9 Software Request

One  $\mu$ DMA channel is dedicated to software-initiated transfers. This channel also has a dedicated interrupt to signal completion of a  $\mu$ DMA transfer. A transfer is initiated by software by first configuring and enabling the transfer, and then issuing a software request using the **DMA Channel Software Request (DMASWREQ)** register. For software-based transfers, the Auto transfer mode should be used.

It is possible to initiate a transfer on any channel using the **DMASWREQ** register. If a request is initiated by software using a peripheral µDMA channel, then the completion interrupt occurs on the interrupt vector for the peripheral instead of the software interrupt vector. Any channel may be used for software requests as long as the corresponding peripheral is not using µDMA for data transfer.

## 9.2.10 Interrupts and Errors

When a  $\mu$ DMA transfer is complete, the  $\mu$ DMA controller generates a completion interrupt on the interrupt vector of the peripheral. Therefore, if  $\mu$ DMA is used to transfer data for a peripheral and interrupts are used, then the interrupt handler for that peripheral must be designed to handle the  $\mu$ DMA transfer completion interrupt. If the transfer uses the software  $\mu$ DMA channel, then the completion interrupt occurs on the dedicated software  $\mu$ DMA interrupt vector (see Table 9-6 on page 597).

When  $\mu DMA$  is enabled for a peripheral, the  $\mu DMA$  controller stops the normal transfer interrupts for a peripheral from reaching the interrupt controller (the interrupts are still reported in the peripheral's interrupt registers). Thus, when a large amount of data is transferred using  $\mu DMA$ , instead of receiving multiple interrupts from the peripheral as data flows, the interrupt controller receives only one interrupt when the transfer is complete. Unmasked peripheral error interrupts continue to be sent to the interrupt controller.

When a  $\mu DMA$  channel generates a completion interrupt, the CHIS bit corresponding to the peripheral channel is set in the **DMA Channel Interrupt Status (DMACHIS)** register (see page 632). This register can be used by the peripheral interrupt handler code to determine if the interrupt was caused by the  $\mu DMA$  channel or an error event reported by the peripheral's interrupt registers. The completion interrupt request from the  $\mu DMA$  controller is automatically cleared when the interrupt handler is activated.

If the  $\mu$ DMA controller encounters a bus or memory protection error as it attempts to perform a data transfer, it disables the  $\mu$ DMA channel that caused the error and generates an interrupt on the  $\mu$ DMA error interrupt vector. The processor can read the **DMA Bus Error Clear (DMAERRCLR)** register to determine if an error is pending. The ERRCLR bit is set if an error occurred. The error can be cleared by writing a 1 to the ERRCLR bit.

Table 9-6 shows the dedicated interrupt assignments for the μDMA controller.

Table 9-6. µDMA Interrupt Assignments

Interrupt	Assignment
46	μDMA Software Channel Transfer
47	μDMA Error

# 9.3 Initialization and Configuration

#### 9.3.1 Module Initialization

Before the  $\mu$ DMA controller can be used, it must be enabled in the System Control block and in the peripheral. The location of the channel control structure must also be programmed.

The following steps should be performed one time during system initialization:

- 1. Enable the μDMA clock using the **RCGCDMA** register (see page 378).
- 2. Enable the μDMA controller by setting the MASTEREN bit of the **DMA Configuration (DMACFG)** register.
- Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer (DMACTLBASE) register. The base address must be aligned on a 1024-byte boundary.

# 9.3.2 Configuring a Memory-to-Memory Transfer

μDMA channel 30 is dedicated for software-initiated transfers. However, any channel can be used for software-initiated, memory-to-memory transfer if the associated peripheral is not being used.

#### 9.3.2.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Program bit 30 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 30 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 30 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the μDMA controller to respond to single and burst requests.
- **4.** Set bit 30 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

#### 9.3.2.2 Configure the Channel Control Structure

Now the channel control structure must be configured.

This example transfers 256 words from one memory buffer to another. Channel 30 is used for a software transfer, and the control structure for channel 30 is at offset 0x1E0 of the channel control table. The channel control structure for channel 30 is located at the offsets shown in Table 9-7.

Table 9-7. Channel Control Structure Offsets for Channel 30

Offset	Description
Control Table Base + 0x1E0	Channel 30 Source End Pointer
Control Table Base + 0x1E4	Channel 30 Destination End Pointer
Control Table Base + 0x1E8	Channel 30 Control Word

#### Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive).

- 1. Program the source end pointer at offset 0x1E0 to the address of the source buffer + 0x3FC.
- Program the destination end pointer at offset 0x1E4 to the address of the destination buffer + 0x3FC.

The control word at offset 0x1E8 must be programmed according to Table 9-8.

**Table 9-8. Channel Control Word Configuration for Memory Transfer Example** 

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	2	32-bit destination address increment
DSTSIZE	29:28	2	32-bit destination data size
SRCINC	27:26	2	32-bit source address increment
SRCSIZE	25:24	2	32-bit source data size
reserved	23:18	0	Reserved

Table 9-8. Channel Control Word Configuration for Memory Transfer Example (continued)

Field in DMACHCTL	Bits	Value	Description
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	255	Transfer 256 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	2	Use Auto-request transfer mode

#### 9.3.2.3 Start the Transfer

Now the channel is configured and is ready to start.

- Enable the channel by setting bit 30 of the DMA Channel Enable Set (DMAENASET) register.
- 2. Issue a transfer request by setting bit 30 of the **DMA Channel Software Request (DMASWREQ)** register.

The µDMA transfer begins. If the interrupt is enabled, then the processor is notified by interrupt when the transfer is complete. If needed, the status can be checked by reading bit 30 of the **DMAENASET** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x1E8. This field is automatically cleared at the end of the transfer.

#### 9.3.3 Configuring a Peripheral for Simple Transmit

This example configures the  $\mu$ DMA controller to transmit a buffer of data to a peripheral. The peripheral has a transmit FIFO with a trigger level of 4. The example peripheral uses  $\mu$ DMA channel 7.

#### 9.3.3.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Configure bit 7 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 7 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 7 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- **4.** Set bit 7 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the µDMA controller to recognize requests for this channel.

#### 9.3.3.2 Configure the Channel Control Structure

This example transfers 64 bytes from a memory buffer to the peripheral's transmit FIFO register using µDMA channel 7. The control structure for channel 7 is at offset 0x070 of the channel control table. The channel control structure for channel 7 is located at the offsets shown in Table 9-9.

Table 9-9. Channel Control Structure Offsets for Channel 7

Offset	Description
Control Table Base + 0x070	Channel 7 Source End Pointer

Table 9-9. Channel Control Structure Offsets for Channel 7 (continued)

Offset	Description
Control Table Base + 0x074	Channel 7 Destination End Pointer
Control Table Base + 0x078	Channel 7 Control Word

#### Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register.

- 1. Program the source end pointer at offset 0x070 to the address of the source buffer + 0x3F.
- **2.** Program the destination end pointer at offset 0x074 to the address of the peripheral's transmit FIFO register.

The control word at offset 0x078 must be programmed according to Table 9-10.

**Table 9-10. Channel Control Word Configuration for Peripheral Transmit Example** 

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	3	Destination address does not increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	0	8-bit source address increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	2	Arbitrates after 4 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	1	Use Basic transfer mode

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 4, the arbitration size is set to 4. If the peripheral does make a burst request, then 4 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any space in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[7] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

#### 9.3.3.3 Start the Transfer

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 7 of the DMA Channel Enable Set (DMAENASET) register.

The  $\mu DMA$  controller is now configured for transfer on channel 7. The controller makes transfers to the peripheral whenever the peripheral asserts a  $\mu DMA$  request. The transfers continue until the entire buffer of 64 bytes has been transferred. When that happens, the  $\mu DMA$  controller disables the channel and sets the XFERMODE field of the channel control word to 0 (Stopped). The status of the transfer can be checked by reading bit 7 of the **DMA Channel Enable Set (DMAENASET)** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x078. This field is automatically cleared at the end of the transfer.

If peripheral interrupts are enabled, then the peripheral interrupt handler receives an interrupt when the entire transfer is complete.

# 9.3.4 Configuring a Peripheral for Ping-Pong Receive

This example configures the  $\mu$ DMA controller to continuously receive 8-bit data from a peripheral into a pair of 64-byte buffers. The peripheral has a receive FIFO with a trigger level of 8. The example peripheral uses  $\mu$ DMA channel 8.

#### 9.3.4.1 Configure the Channel Attributes

First, configure the channel attributes:

- Configure bit 8 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 8 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 8 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the μDMA controller to respond to single and burst requests.
- **4.** Set bit 8 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

#### 9.3.4.2 Configure the Channel Control Structure

This example transfers bytes from the peripheral's receive FIFO register into two memory buffers of 64 bytes each. As data is received, when one buffer is full, the  $\mu$ DMA controller switches to use the other.

To use Ping-Pong buffering, both primary and alternate channel control structures must be used. The primary control structure for channel 8 is at offset 0x080 of the channel control table, and the alternate channel control structure is at offset 0x280. The channel control structures for channel 8 are located at the offsets shown in Table 9-11.

Table 9-11. Primary and Alternate Channel Control Structure Offsets for Channel 8

Offset	Description
Control Table Base + 0x080	Channel 8 Primary Source End Pointer
Control Table Base + 0x084	Channel 8 Primary Destination End Pointer
Control Table Base + 0x088	Channel 8 Primary Control Word
Control Table Base + 0x280	Channel 8 Alternate Source End Pointer
Control Table Base + 0x284	Channel 8 Alternate Destination End Pointer
Control Table Base + 0x288	Channel 8 Alternate Control Word

#### Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register. Both the primary and alternate sets of pointers must be configured.

 Program the primary source end pointer at offset 0x080 to the address of the peripheral's receive buffer.

- 2. Program the primary destination end pointer at offset 0x084 to the address of ping-pong buffer A + 0x3F.
- 3. Program the alternate source end pointer at offset 0x280 to the address of the peripheral's receive buffer.
- Program the alternate destination end pointer at offset 0x284 to the address of ping-pong buffer B + 0x3F.

The primary control word at offset 0x088 and the alternate control word at offset 0x288 are initially programmed the same way.

- 1. Program the primary channel control word at offset 0x088 according to Table 9-12.
- 2. Program the alternate channel control word at offset 0x288 according to Table 9-12.

Table 9-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	0	8-bit destination address increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	3	Source address does not increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	3	Use Ping-Pong transfer mode

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 8, the arbitration size is set to 8. If the peripheral does make a burst request, then 8 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any data in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[8] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

#### 9.3.4.3 Configure the Peripheral Interrupt

An interrupt handler should be configured when using  $\mu$ DMA Ping-Pong mode, it is best to use an interrupt handler. However, the Ping-Pong mode can be configured without interrupts by polling. The interrupt handler is triggered after each buffer is complete.

1. Configure and enable an interrupt handler for the peripheral.

#### 9.3.4.4 Enable the µDMA Channel

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 8 of the DMA Channel Enable Set (DMAENASET) register.

#### 9.3.4.5 Process Interrupts

The  $\mu$ DMA controller is now configured and enabled for transfer on channel 8. When the peripheral asserts the  $\mu$ DMA request signal, the  $\mu$ DMA controller makes transfers into buffer A using the primary channel control structure. When the primary transfer to buffer A is complete, it switches to the alternate channel control structure and makes transfers into buffer B. At the same time, the primary channel control word mode field is configured to indicate Stopped, and an interrupt is

When an interrupt is triggered, the interrupt handler must determine which buffer is complete and process the data or set a flag that the data must be processed by non-interrupt buffer processing code. Then the next buffer transfer must be set up.

In the interrupt handler:

- 1. Read the primary channel control word at offset 0x088 and check the XFERMODE field. If the field is 0, this means buffer A is complete. If buffer A is complete, then:
  - **a.** Process the newly received data in buffer A or signal the buffer processing code that buffer A has data available.
  - **b.** Reprogram the primary channel control word at offset 0x88 according to Table 9-12 on page 602.
- 2. Read the alternate channel control word at offset 0x288 and check the XFERMODE field. If the field is 0, this means buffer B is complete. If buffer B is complete, then:
  - a. Process the newly received data in buffer B or signal the buffer processing code that buffer B has data available.
  - **b.** Reprogram the alternate channel control word at offset 0x288 according to Table 9-12 on page 602.

## 9.3.5 Configuring Channel Assignments

Channel assignments for each  $\mu DMA$  channel can be changed using the **DMACHMAPn** registers. Each 4-bit field represents a  $\mu DMA$  channel.

Refer to Table 9-1 on page 584 for channel assignments.

For example, to use UART1 Receive on channel 8, configure the CH8SEL bit in the **DMACHMAP1** register to be 0x1.

# 9.4 Register Map

Table 9-13 on page 604 lists the  $\mu$ DMA channel control structures and registers. The channel control structure shows the layout of one entry in the channel control table. The channel control table is located in system memory, and the location is determined by the application, that is, the base address is n/a (not applicable). In the table below, the offset for the channel control structures is the offset from the entry in the channel control table. See "Channel Configuration" on page 586 and Table 9-3 on page 587 for a description of how the entries in the channel control table are located in memory. The  $\mu$ DMA register addresses are given as a hexadecimal increment, relative to the  $\mu$ DMA base address of 0x400F.F000. Note that the  $\mu$ DMA module clock must be enabled before the registers can be programmed (see page 378). There must be a delay of 3 system clocks after the  $\mu$ DMA module clock is enabled before any  $\mu$ DMA module registers are accessed.

Table 9-13. µDMA Register Map

Offset	Name	Туре	Reset	Description	See page
μDMA Ch	annel Control Structure	(Offset fro	m Channel Control	Table Base)	
0x000	DMASRCENDP	R/W	-	DMA Channel Source Address End Pointer	606
0x004	DMADSTENDP	R/W	-	DMA Channel Destination Address End Pointer	607
0x008	DMACHCTL	R/W	-	DMA Channel Control Word	608
µDMA Re	gisters (Offset from µDN	IA Base Ad	ddress)		
0x000	DMASTAT	RO	0x001F.0000	DMA Status	613
0x004	DMACFG	WO	-	DMA Configuration	615
0x008	DMACTLBASE	R/W	0x0000.0000	DMA Channel Control Base Pointer	616
0x00C	DMAALTBASE	RO	0x0000.0200	DMA Alternate Channel Control Base Pointer	617
0x010	DMAWAITSTAT	RO	0xFFFF.FFC0	DMA Channel Wait-on-Request Status	618
0x014	DMASWREQ	WO	-	DMA Channel Software Request	619
0x018	DMAUSEBURSTSET	R/W	0x0000.0000	DMA Channel Useburst Set	620
0x01C	DMAUSEBURSTCLR	WO	-	DMA Channel Useburst Clear	621
0x020	DMAREQMASKSET	R/W	0x0000.0000	DMA Channel Request Mask Set	622
0x024	DMAREQMASKCLR	WO	-	DMA Channel Request Mask Clear	623
0x028	DMAENASET	R/W	0x0000.0000	DMA Channel Enable Set	624
0x02C	DMAENACLR	WO	-	DMA Channel Enable Clear	625
0x030	DMAALTSET	R/W	0x0000.0000	DMA Channel Primary Alternate Set	626
0x034	DMAALTCLR	WO	-	DMA Channel Primary Alternate Clear	627
0x038	DMAPRIOSET	R/W	0x0000.0000	DMA Channel Priority Set	628
0x03C	DMAPRIOCLR	WO	-	DMA Channel Priority Clear	629
0x04C	DMAERRCLR	R/W	0x0000.0000	DMA Bus Error Clear	630
0x500	DMACHASGN	R/W	0x0000.0000	DMA Channel Assignment	631
0x504	DMACHIS	R/W1C	0x0000.0000	DMA Channel Interrupt Status	632
0x510	DMACHMAP0	R/W	0x0000.0000	DMA Channel Map Select 0	633
0x514	DMACHMAP1	R/W	0x0000.0000	DMA Channel Map Select 1	634
0x518	DMACHMAP2	R/W	0x0000.0000	DMA Channel Map Select 2	635
0x51C	DMACHMAP3	R/W	0x0000.0000	DMA Channel Map Select 3	636
0xFD0	DMAPeriphID4	RO	0x0000.0004	DMA Peripheral Identification 4	641
0xFE0	DMAPeriphID0	RO	0x0000.0030	DMA Peripheral Identification 0	637
0xFE4	DMAPeriphID1	RO	0x0000.00B2	DMA Peripheral Identification 1	638
0xFE8	DMAPeriphID2	RO	0x0000.000B	DMA Peripheral Identification 2	639

Table 9-13. µDMA Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0xFEC	DMAPeriphID3	RO	0x0000.0000	DMA Peripheral Identification 3	640
0xFF0	DMAPCellID0	RO	0x0000.000D	DMA PrimeCell Identification 0	642
0xFF4	DMAPCellID1	RO	0x0000.00F0	DMA PrimeCell Identification 1	643
0xFF8	DMAPCellID2	RO	0x0000.0005	DMA PrimeCell Identification 2	644
0xFFC	DMAPCellID3	RO	0x0000.00B1	DMA PrimeCell Identification 3	645

# 9.5 µDMA Channel Control Structure

The  $\mu$ DMA Channel Control Structure holds the transfer settings for a  $\mu$ DMA channel. Each channel has two control structures, which are located in a table in system memory. Refer to "Channel Configuration" on page 586 for an explanation of the Channel Control Table and the Channel Control Structure.

The channel control structure is one entry in the channel control table. Each channel has a primary and alternate structure. The primary control structures are located at offsets 0x0, 0x10, 0x20 and so on. The alternate control structures are located at offsets 0x200, 0x210, 0x220, and so on.

# Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000


**DMA Channel Source Address End Pointer (DMASRCENDP)** is part of the Channel Control Structure and is used to specify the source address for a µDMA transfer.

The  $\mu$ DMA controller can transfer data to and from the on-chip SRAM. However, because the Flash memory and ROM are located on a separate internal bus, it is not possible to transfer data from the Flash memory or ROM with the  $\mu$ DMA controller.

**Note:** The offset specified is from the base address of the control structure in system memory, not the  $\mu$ DMA module base address.

DMA Channel Source Address End Pointer (DMASRCENDP)

Base n/a Offset 0x000 Type R/W, reset -



This field points to the last address of the  $\mu DMA$  transfer source (inclusive). If the source address is not incrementing (the SRCINC field in the **DMACHCTL** register is 0x3), then this field points at the source location itself (such as a peripheral data register).

# Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004

**DMA Channel Destination Address End Pointer (DMADSTENDP)** is part of the Channel Control Structure and is used to specify the destination address for a µDMA transfer.

**Note:** The offset specified is from the base address of the control structure in system memory, not the  $\mu$ DMA module base address.

DMA Channel Destination Address End Pointer (DMADSTENDP)

Base n/a Offset 0x004 Type R/W, reset -



This field points to the last address of the  $\mu DMA$  transfer destination (inclusive). If the destination address is not incrementing (the <code>DSTINC</code> field in the **DMACHCTL** register is 0x3), then this field points at the destination location itself (such as a peripheral data register).


# Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008

**DMA Channel Control Word (DMACHCTL)** is part of the Channel Control Structure and is used to specify parameters of a  $\mu$ DMA transfer.

**Note:** The offset specified is from the base address of the control structure in system memory, not the  $\mu$ DMA module base address.

#### DMA Channel Control Word (DMACHCTL)

Base n/a Offset 0x008 Type R/W, reset -



Bit/Field Name Type Reset Description

31:30 DSTINC R/W - Destination Address Increment

This field configures the destination address increment.

The address increment value must be equal or greater than the value of the destination size (DSTSIZE).

Value Description

0x0 Byte

Increment by 8-bit locations

0x1 Half-word

Increment by 16-bit locations

0x2 Word

Increment by 32-bit locations

0x3 No increment

Address remains set to the value of the Destination Address End Pointer (DMADSTENDP) for the channel

29:28 DSTSIZE R/W - Destination Data Size

This field configures the destination item data size.

Note: DSTSIZE must be the same as SRCSIZE.

Value Description

0x0 Byte

8-bit data size

0x1 Half-word

16-bit data size

0x2 Word

32-bit data size

0x3 Reserved

Bit/Field	Name	Туре	Reset	Description
27:26	SRCINC	R/W	-	Source Address Increment This field configures the source address increment. The address increment value must be equal or greater than the value of the source size (SRCSIZE).
				Value Description  0x0 Byte  Increment by 8-bit locations
				0x1 Half-word Increment by 16-bit locations
				0x2 Word Increment by 32-bit locations
				0x3 No increment  Address remains set to the value of the Source Address End Pointer (DMASRCENDP) for the channel
25:24	SRCSIZE	R/W	-	Source Data Size This field configures the source item data size.  Note: DSTSIZE must be the same as SRCSIZE.
				Value Description 0x0 Byte
				8-bit data size.  0x1 Half-word  16-bit data size.
				0x2 Word 32-bit data size.
				0x3 Reserved
23:18	reserved	R/W	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:14	ARBSIZE	R/W	-	Arbitration Size
				This field configures the number of transfers that can occur before the $\mu DMA$ controller re-arbitrates. The possible arbitration rate configurations represent powers of 2 and are shown below.
				Value Description
				0x0 1 Transfer
				Arbitrates after each µDMA transfer
				0x1 2 Transfers
				0x2 4 Transfers
				0x3 8 Transfers
				0x4 16 Transfers
				0x5 32 Transfers
				0x6 64 Transfers
				0x7 128 Transfers
				0x8 256 Transfers
				0x9 512 Transfers
				0xA-0xF 1024 Transfers
				In this configuration, no arbitration occurs during the μDMA transfer because the maximum transfer size is 1024.
13:4	XFERSIZE	R/W	-	Transfer Size (minus 1)
				This field configures the total number of items to transfer. The value of this field is 1 less than the number to transfer (value 0 means transfer 1 item). The maximum value for this 10-bit field is 1023 which represents a transfer size of 1024 items.
				The transfer size is the number of items, not the number of bytes. If the data size is 32 bits, then this value is the number of 32-bit words to transfer.
				The $\mu$ DMA controller updates this field immediately prior to entering the arbitration process, so it contains the number of outstanding items that is necessary to complete the $\mu$ DMA cycle.
3	NXTUSEBURST	R/W	-	Next Useburst This field controls whether the Useburst $\mathtt{SET[n]}$ bit is automatically set for the last transfer of a peripheral scatter-gather operation. Normally, for the last transfer, if the number of remaining items to transfer is less than the arbitration size, the $\mu DMA$ controller uses single transfers to complete the transaction. If this bit is set, then the controller uses a burst transfer to complete the last transfer.

Bit/Field	Name	Туре	Reset	Description
2:0	XFERMODE	R/W	-	μDMA Transfer Mode This field configures the operating mode of the μDMA cycle. Refer to "Transfer Modes" on page 588 for a detailed explanation of transfer modes.  Because this register is in system RAM, it has no reset value. Therefore, this field should be initialized to 0 before the channel is enabled.  Value Description 0x0 Stop 0x1 Basic 0x2 Auto-Request 0x3 Ping-Pong 0x4 Memory Scatter-Gather 0x5 Alternate Memory Scatter-Gather 0x6 Peripheral Scatter-Gather

#### XFERMODE Bit Field Values.

### Stop

Channel is stopped or configuration data is invalid. No more transfers can occur.

#### Basic

For each trigger (whether from a peripheral or a software request), the µDMA controller performs the number of transfers specified by the ARBSIZE field.

#### Auto-Request

The initial request (software- or peripheral-initiated) is sufficient to complete the entire transfer of XFERSIZE items without any further requests.

#### Ping-Pong

This mode uses both the primary and alternate control structures for this channel. When the number of transfers specified by the XFERSIZE field have completed for the current control structure (primary or alternate), the  $\mu$ DMA controller switches to the other one. These switches continue until one of the control structures is not set to ping-pong mode. At that point, the  $\mu$ DMA controller stops. An interrupt is generated on completion of the transfers configured by each control structure. See "Ping-Pong" on page 588.

#### Memory Scatter-Gather

When using this mode, the primary control structure for the channel is configured to allow a list of operations (tasks) to be performed. The source address pointer specifies the start of a table of tasks to be copied to the alternate control structure for this channel. The XFERMODE field for the alternate control structure should be configured to 0x5 (Alternate memory scatter-gather) to perform the task. When the task completes, the µDMA switches back to the primary channel control structure, which then copies the next task to the alternate control structure. This process continues until the table of tasks is empty. The last task must have an XFERMODE value other than 0x5. Note that for continuous operation, the last task can update the primary channel control structure back to the start of the list or to another list. See "Memory Scatter-Gather" on page 590.

#### Alternate Memory Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Memory Scatter-Gather mode.

#### Peripheral Scatter-Gather

This value must be used in the primary channel control data structure when the  $\mu$ DMA controller operates in Peripheral Scatter-Gather mode. In this mode, the  $\mu$ DMA controller operates exactly the same as in Memory Scatter-Gather mode, except that instead of performing the number of transfers specified by the XFERSIZE field in the alternate control structure at one time, the  $\mu$ DMA controller only performs the number of transfers specified by the ARBSIZE field per trigger; see Basic mode for details. See "Peripheral Scatter-Gather" on page 593.

#### Alternate Peripheral Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Peripheral Scatter-Gather mode.

# 9.6 µDMA Register Descriptions

The register addresses given are relative to the µDMA base address of 0x400F.F000.

## Register 4: DMA Status (DMASTAT), offset 0x000


The DMA Status (DMASTAT) register returns the status of the µDMA controller. You cannot read this register when the µDMA controller is in the reset state.

#### DMA Status (DMASTAT)

3:1

reserved

Base 0x400F.F000 Offset 0x000 Type RO, reset 0x001F.0000



Bit/Field	Name	Туре	Reset	Description
31:21	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20:16	DMACHANS	RO	0x1F	Available µDMA Channels Minus 1
				This field contains a value equal to the number of $\mu$ DMA channels the $\mu$ DMA controller is configured to use, minus one. The value of 0x1F corresponds to 32 $\mu$ DMA channels.
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:4	STATE	RO	0x0	Control State Machine Status
				This field shows the current status of the control state machine. Status

Value	Description
0x0	Idle
0x1	Reading channel controller data.
0x2	Reading source end pointer.
0x3	Reading destination end pointer.
0x4	Reading source data.
0x5	Writing destination data.
0x6	Waiting for µDMA request to clear.
0x7	Writing channel controller data.
8x0	Stalled
0x9	Done
0xA-0xF	Undefined

can be one of the following.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0x0

RO


Bit/Field	Name	Type	Reset	Description
0	MASTEN	RO	0	Master Enable Status
				Value Description
				0 The μDMA controller is disabled.
				1 The μDMA controller is enabled.

## Register 5: DMA Configuration (DMACFG), offset 0x004

The **DMACFG** register controls the configuration of the µDMA controller.

### DMA Configuration (DMACFG)

Base 0x400F.F000 Offset 0x004 Type WO, reset -



Bit/Field	Name	Type	Reset	Description
31:1	reserved	WO	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTEN	WO	_	Controller Master Enable

Value Description

0 Disables the μDMA controller.

Enables μDMA controller.

## Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008

The **DMACTLBASE** register must be configured so that the base pointer points to a location in system memory.

The amount of system memory that must be assigned to the  $\mu DMA$  controller depends on the number of  $\mu DMA$  channels used and whether the alternate channel control data structure is used. See "Channel Configuration" on page 586 for details about the Channel Control Table. The base address must be aligned on a 1024-byte boundary. This register cannot be read when the  $\mu DMA$  controller is in the reset state.

#### DMA Channel Control Base Pointer (DMACTLBASE)

Base 0x400F.F000

Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								AD	DR					ı		'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	AD	DR					1		rese	rved		1		•
Type	R/W	R/W	R/W	R/W	R/W	R/W	RO									
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0									

Bit/Field	Name	Type	Reset	Description
31:10	ADDR	R/W	0x0000.00	Channel Control Base Address
				This field contains the pointer to the base address of the channel control table. The base address must be 1024-byte aligned.
9:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be


compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


# Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C

The **DMAALTBASE** register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the  $\mu DMA$  controller is in the reset state.

DMA Alternate Channel Control Base Pointer (DMAALTBASE)

Base 0x400F.F000 Offset 0x00C






This field provides the base address of the alternate channel control structures.


## Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010

This read-only register indicates that the µDMA channel is waiting on a request. A peripheral can hold off the µDMA from performing a single request until the peripheral is ready for a burst request to enhance the µDMA performance. The use of this feature is dependent on the design of the peripheral and is not controllable by software in any way. This register cannot be read when the µDMA controller is in the reset state.

DMA Channel Wait-on-Request Status (DMAWAITSTAT)

Base 0x400F.F000 Offset 0x010





31:0 WAITREQ[n] RO 0xFFFF.FFC0 Channel [n] Wait Status

> These bits provide the channel wait-on-request status. Bit 0 corresponds to channel 0.

#### Value Description


- 1 The corresponding channel is waiting on a request.
- 0 The corresponding channel is not waiting on a request.

## Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014

Each bit of the **DMASWREQ** register represents the corresponding  $\mu$ DMA channel. Setting a bit generates a request for the specified  $\mu$ DMA channel.

DMA Channel Software Request (DMASWREQ)

Base 0x400F.F000 Offset 0x014 Type WO, reset -



31:0 SWREQ[n] WO - Channel [n] Softwa

Channel [n] Software Request

These bits generate software requests. Bit 0 corresponds to channel 0.

Value Description

- 1 Generate a software request for the corresponding channel.
- 0 No request generated.

These bits are automatically cleared when the software request has been completed.

## Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018

Each bit of the **DMAUSEBURSTSET** register represents the corresponding µDMA channel. Setting a bit disables the channel's single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.


If the amount of data to transfer is a multiple of the arbitration (burst) size, the corresponding SET[n] bit is cleared after completing the final transfer. If there are fewer items remaining to transfer than the arbitration (burst) size, the  $\mu DMA$  controller automatically clears the corresponding SET[n] bit, allowing the remaining items to transfer using single requests. In order to resume transfers using burst requests, the corresponding bit must be set again. A bit should not be set if the corresponding peripheral does not support the burst request model.

Refer to "Request Types" on page 586 for more details about request types.

#### DMA Channel Useburst Set (DMAUSEBURSTSET)

Base 0x400F.F000

Offset 0x018 Type R/W, reset 0x0000.0000



#### Value Description

- 0 μDMA channel [n] responds to single or burst requests.
- 1 µDMA channel [n] responds only to burst requests.


Bit 0 corresponds to channel 0. This bit is automatically cleared as described above. A bit can also be manually cleared by setting the corresponding  ${\tt CLR[n]}$  bit in the **DMAUSEBURSTCLR** register.

## Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C

Each bit of the **DMAUSEBURSTCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register.

DMA Channel Useburst Clear (DMAUSEBURSTCLR)

Base 0x400F.F000 Offset 0x01C Type WO, reset -



Value Description

0 No effect.

1 Setting a bit clears the corresponding SET[n] bit in the **DMAUSEBURSTSET** register meaning that μDMA channel [n] responds to single and burst requests.


# Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020

Each bit of the **DMAREQMASKSET** register represents the corresponding  $\mu$ DMA channel. Setting a bit disables  $\mu$ DMA requests for the channel. Reading the register returns the request mask status. When a  $\mu$ DMA channel's request is masked, that means the peripheral can no longer request  $\mu$ DMA transfers. The channel can then be used for software-initiated transfers.

#### DMA Channel Request Mask Set (DMAREQMASKSET)

Base 0x400F.F000 Offset 0x020

Type R/W, reset 0x0000.0000



#### Value Description

- The peripheral associated with channel [n] is enabled to request  $\mu DMA$  transfers.
- The peripheral associated with channel [n] is not able to request  $\mu$ DMA transfers. Channel [n] may be used for software-initiated transfers.


Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAREQMASKCLR** register.

# Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024

Each bit of the **DMAREQMASKCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAREQMASKSET** register.

DMA Channel Request Mask Clear (DMAREQMASKCLR)

Base 0x400F.F000 Offset 0x024 Type WO, reset -



Value Description

- 0 No effect.
- 1 Setting a bit clears the corresponding SET[n] bit in the **DMAREQMASKSET** register meaning that the peripheral associated with channel [n] is enabled to request μDMA transfers.


## Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028

Each bit of the **DMAENASET** register represents the corresponding  $\mu$ DMA channel. Setting a bit enables the corresponding  $\mu$ DMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (**DMAREQMASKSET**), then the channel can be used for software-initiated transfers.

#### DMA Channel Enable Set (DMAENASET)

Base 0x400F.F000

Offset 0x028 Type R/W, reset 0x0000.0000



Value Description

0 μDMA Channel [n] is disabled.

1 μDMA Channel [n] is enabled.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAENACLR** register.

## Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C

Each bit of the **DMAENACLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAENASET** register.


DMA Channel Enable Clear (DMAENACLR)

CLR[n]

WO

Base 0x400F.F000 Offset 0x02C Type WO, reset -

31:0



Value Description

Clear Channel [n] Enable Clear

0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAENASET register meaning that channel [n] is disabled for μDMA transfers.

**Note:** The controller disables a channel when it completes the μDMA


## Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030

Each bit of the **DMAALTSET** register represents the corresponding  $\mu$ DMA channel. Setting a bit configures the  $\mu$ DMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding  $\mu$ DMA channel.

DMA Channel Primary Alternate Set (DMAALTSET)

Base 0x400F.F000 Offset 0x030

Type R/W, reset 0x0000.0000



Value Description

- 0 μDMA channel [n] is using the primary control structure.
- 1 μDMA channel [n] is using the alternate control structure.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAALTCLR** register.


Note: For Ping-Pong and Scatter-Gather cycle types, the μDMA controller automatically sets these bits to select the alternate channel control data structure.

# Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034

Each bit of the **DMAALTCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAALTSET** register.

DMA Channel Primary Alternate Clear (DMAALTCLR)

Base 0x400F.F000 Offset 0x034 Type WO, reset -



Value Description

- 0 No effect.
- Setting a bit clears the corresponding SET[n] bit in the DMAALTSET register meaning that channel [n] is using the primary control structure.

Note: For Ping-Pong and Scatter-Gather cycle types, the μDMA controller automatically sets these bits to select the alternate channel control data structure.

## Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038

Each bit of the **DMAPRIOSET** register represents the corresponding  $\mu$ DMA channel. Setting a bit configures the  $\mu$ DMA channel to have a high priority level. Reading the register returns the status of the channel priority mask.

### DMA Channel Priority Set (DMAPRIOSET)


SET[n]

R/W

Base 0x400F.F000 Offset 0x038

31:0

Type R/W, reset 0x0000.0000



Value Description

0x0000.0000 Channel [n] Priority Set

0 μDMA channel [n] is using the default priority level.

1 μDMA channel [n] is using a high priority level.

Bit 0 corresponds to channel 0. A bit can only be cleared by setting the corresponding CLR[n] bit in the **DMAPRIOCLR** register.

## Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C

Each bit of the **DMAPRIOCLR** register represents the corresponding  $\mu$ DMA channel. Setting a bit clears the corresponding SET[n] bit in the **DMAPRIOSET** register.


DMA Channel Priority Clear (DMAPRIOCLR)

CLR[n]

WO

Base 0x400F.F000 Offset 0x03C Type WO, reset -

31:0



Channel [n] Priority Clear

Value Description
0 No effect.

Setting a bit clears the corresponding SET[n] bit in the DMAPRIOSET register meaning that channel [n] is using the default priority level.


## Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C

The **DMAERRCLR** register is used to read and clear the  $\mu$ DMA bus error status. The error status is set if the  $\mu$ DMA controller encountered a bus error while performing a transfer. If a bus error occurs on a channel, that channel is automatically disabled by the  $\mu$ DMA controller. The other channels are unaffected.

#### DMA Bus Error Clear (DMAERRCLR)

Base 0x400F.F000

Offset 0x04C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ERRCLR	R/W1C	0	μDMA Bus Error Status

Value Description

0 No bus error is pending.

1 A bus error is pending.

This bit is cleared by writing a 1 to it.


## Register 21: DMA Channel Assignment (DMACHASGN), offset 0x500

Each bit of the **DMACHASGN** register represents the corresponding µDMA channel. Setting a bit selects the secondary channel assignment as specified in Table 9-1 on page 584.

This register is provided to support legacy software. New software should use the **DMACHMAPn** registers. If a bit is clear in this register, the corresponding field in the **DMACHMAPn** registers is configured to 0x0. If a bit is set in this register, the corresponding field is configured to 0x1. If this register is read, a bit reads as 0 if the corresponding **DMACHMAPn** register field value is equal to 0, otherwise it reads as 1 if the corresponding **DMACHMAPn** register field value is not equal to 0.

#### DMA Channel Assignment (DMACHASGN)

Base 0x400F.F000 Offset 0x500 Type R/W, reset 0x0000.0000



Bivrieiu	Name	туре	Reset	Description
31:0	CHASGN[n]	R/W	-	Channel [n] Assignment Select

Value Description

- 0 Use the primary channel assignment.
- 1 Use the secondary channel assignment.


## Register 22: DMA Channel Interrupt Status (DMACHIS), offset 0x504

Each bit of the **DMACHIS** register represents the corresponding  $\mu$ DMA channel. A bit is set when that  $\mu$ DMA channel causes a completion interrupt. The bits are cleared by a writing a 1.

DMA Channel Interrupt Status (DMACHIS)

Base 0x400F.F000

Offset 0x504 Type R/W1C, reset 0x0000.0000



Value Description

- 1 The corresponding µDMA channel caused an interrupt.
- 0 The corresponding μDMA channel has not caused an interrupt.

This bit is cleared by writing a 1 to it.

## Register 23: DMA Channel Map Select 0 (DMACHMAP0), offset 0x510

Each 4-bit field of the DMACHMAP0 register configures the µDMA channel assignment as specified in Table 9-1 on page 584.

Note: To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

#### DMA Channel Map Select 0 (DMACHMAP0)

Base 0x400F.F000

Offset 0x510 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH7	SEL	1		CH6	SSEL	ı		CH5	SEL	1		CH4	SEL	'
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH3	SSEL	ı		CH2	SEL	ı		CH1	SEL	ı		CH0	SEL	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Recet	Λ	Λ	Λ	Λ	Λ	Λ	Ω	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ

Bit/Field	Name	Туре	Reset	Description
31:28	CH7SEL	R/W	0x00	μDMA Channel 7 Source Select See Table 9-1 on page 584 for channel assignments.
27:24	CH6SEL	R/W	0x00	μDMA Channel 6 Source Select See Table 9-1 on page 584 for channel assignments.
23:20	CH5SEL	R/W	0x00	μDMA Channel 5 Source Select See Table 9-1 on page 584 for channel assignments.
19:16	CH4SEL	R/W	0x00	μDMA Channel 4 Source Select See Table 9-1 on page 584 for channel assignments.
15:12	CH3SEL	R/W	0x00	μDMA Channel 3 Source Select See Table 9-1 on page 584 for channel assignments.
11:8	CH2SEL	R/W	0x00	μDMA Channel 2 Source Select See Table 9-1 on page 584 for channel assignments.
7:4	CH1SEL	R/W	0x00	μDMA Channel 1 Source Select See Table 9-1 on page 584 for channel assignments.
3:0	CH0SEL	R/W	0x00	μDMA Channel 0 Source Select See Table 9-1 on page 584 for channel assignments.

## Register 24: DMA Channel Map Select 1 (DMACHMAP1), offset 0x514

Each 4-bit field of the DMACHMAP1 register configures the µDMA channel assignment as specified in Table 9-1 on page 584.

Note: To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

#### DMA Channel Map Select 1 (DMACHMAP1)

Base 0x400F.F000

Offset 0x514
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH1	SSEL	1		CH1	I 4SEL	1		CH1	3SEL	1		CH1	ı 2SEL	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
	15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
		CH1	1SEL	1		CH1	0SEL	•		CH9	SEL	'		CH	BSEL	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						

Bit/Field	Name	Туре	Reset	Description
31:28	CH15SEL	R/W	0x00	μDMA Channel 15 Source Select See Table 9-1 on page 584 for channel assignments.
27:24	CH14SEL	R/W	0x00	μDMA Channel 14 Source Select See Table 9-1 on page 584 for channel assignments.
23:20	CH13SEL	R/W	0x00	μDMA Channel 13 Source Select See Table 9-1 on page 584 for channel assignments.
19:16	CH12SEL	R/W	0x00	μDMA Channel 12 Source Select See Table 9-1 on page 584 for channel assignments.
15:12	CH11SEL	R/W	0x00	μDMA Channel 11 Source Select See Table 9-1 on page 584 for channel assignments.
11:8	CH10SEL	R/W	0x00	μDMA Channel 10 Source Select See Table 9-1 on page 584 for channel assignments.
7:4	CH9SEL	R/W	0x00	μDMA Channel 9 Source Select See Table 9-1 on page 584 for channel assignments.
3:0	CH8SEL	R/W	0x00	μDMA Channel 8 Source Select See Table 9-1 on page 584 for channel assignments.

## Register 25: DMA Channel Map Select 2 (DMACHMAP2), offset 0x518

Each 4-bit field of the DMACHMAP2 register configures the µDMA channel assignment as specified in Table 9-1 on page 584.

Note: To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

#### DMA Channel Map Select 2 (DMACHMAP2)

Base 0x400F.F000

Offset 0x518
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH2	3SEL	1		CH2	1 2SEL	1		CH2	1SEL	1		CH20	) SEL	<b>'</b>
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH1	9SEL	1		CH18SEL				CH17SEL			CH16SEL			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	Λ	Λ	Λ	Λ	Λ	Λ	Ω	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ

Bit/Field	Name	Туре	Reset	Description
31:28	CH23SEL	R/W	0x00	μDMA Channel 23 Source Select See Table 9-1 on page 584 for channel assignments.
27:24	CH22SEL	R/W	0x00	μDMA Channel 22 Source Select See Table 9-1 on page 584 for channel assignments.
23:20	CH21SEL	R/W	0x00	μDMA Channel 21 Source Select See Table 9-1 on page 584 for channel assignments.
19:16	CH20SEL	R/W	0x00	μDMA Channel 20 Source Select See Table 9-1 on page 584 for channel assignments.
15:12	CH19SEL	R/W	0x00	μDMA Channel 19 Source Select See Table 9-1 on page 584 for channel assignments.
11:8	CH18SEL	R/W	0x00	μDMA Channel 18 Source Select See Table 9-1 on page 584 for channel assignments.
7:4	CH17SEL	R/W	0x00	μDMA Channel 17 Source Select See Table 9-1 on page 584 for channel assignments.
3:0	CH16SEL	R/W	0x00	μDMA Channel 16 Source Select See Table 9-1 on page 584 for channel assignments.

## Register 26: DMA Channel Map Select 3 (DMACHMAP3), offset 0x51C

Each 4-bit field of the DMACHMAP3 register configures the µDMA channel assignment as specified in Table 9-1 on page 584.

To support legacy software which uses the DMA Channel Assignment (DMACHASGN) register, a value of 0x0 is equivalent to a **DMACHASGN** bit being clear, and a value of 0x1 is equivalent to a **DMACHASGN** bit being set.

#### DMA Channel Map Select 3 (DMACHMAP3)

Base 0x400F.F000

Offset 0x51C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		CH3	I 1SEL	1		CH3	0SEL	1		CH29	9SEL	1		CH28	8SEL	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		CH2	r 7SEL	1		CH2	6SEL	ı		CH2	SSEL	ı		CH24	I 4SEL	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Recet	Λ	Λ	Λ	Λ	Ω	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Λ	Ω


Bit/Field	Name	Туре	Reset	Description
31:28	CH31SEL	R/W	0x00	μDMA Channel 31 Source Select See Table 9-1 on page 584 for channel assignments.
27:24	CH30SEL	R/W	0x00	μDMA Channel 30 Source Select See Table 9-1 on page 584 for channel assignments.
23:20	CH29SEL	R/W	0x00	μDMA Channel 29 Source Select See Table 9-1 on page 584 for channel assignments.
19:16	CH28SEL	R/W	0x00	μDMA Channel 28 Source Select See Table 9-1 on page 584 for channel assignments.
15:12	CH27SEL	R/W	0x00	μDMA Channel 27 Source Select See Table 9-1 on page 584 for channel assignments.
11:8	CH26SEL	R/W	0x00	μDMA Channel 26 Source Select See Table 9-1 on page 584 for channel assignments.
7:4	CH25SEL	R/W	0x00	μDMA Channel 25 Source Select See Table 9-1 on page 584 for channel assignments.
3:0	CH24SEL	R/W	0x00	μDMA Channel 24 Source Select See Table 9-1 on page 584 for channel assignments.

## Register 27: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

### DMA Peripheral Identification 0 (DMAPeriphID0)

Base 0x400F.F000 Offset 0xFE0 Type RO, reset 0x0000.0030




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x30	μDMA Peripheral ID Register [7:0]
				Can be used by software to identify the presence of this peripheral.

## Register 28: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 1 (DMAPeriphID1)

Base 0x400F.F000 Offset 0xFE4 Type RO, reset 0x0000.00B2



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0xB2	μDMA Peripheral ID Register [15:8]


Can be used by software to identify the presence of this peripheral.

## Register 29: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

### DMA Peripheral Identification 2 (DMAPeriphID2)

Base 0x400F.F000 Offset 0xFE8 Type RO, reset 0x0000.000B




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x0B	μDMA Peripheral ID Register [23:16]
				Can be used by software to identify the presence of this peripheral.

## Register 30: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC

The **DMAPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### DMA Peripheral Identification 3 (DMAPeriphID3)

Base 0x400F.F000 Offset 0xFEC Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x00	μDMA Peripheral ID Register [31:24]


Can be used by software to identify the presence of this peripheral.

## Register 31: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

#### DMA Peripheral Identification 4 (DMAPeriphID4)

Base 0x400F.F000 Offset 0xFD0 Type RO, reset 0x0000.0004




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x04	μDMA Peripheral ID Register Can be used by software to identify the presence of this peripheral.

## Register 32: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 0 (DMAPCellID0)

Base 0x400F.F000 Offset 0xFF0 Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	μDMA PrimeCell ID Register [7:0]

## Register 33: DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 1 (DMAPCellID1)

Base 0x400F.F000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	μDMA PrimeCell ID Register [15:8]

## Register 34: DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 2 (DMAPCellID2)

Base 0x400F.F000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	μDMA PrimeCell ID Register [23:16]

## Register 35: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 3 (DMAPCellID3)

Base 0x400F.F000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	μDMA PrimeCell ID Register [31:24]

## 10 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of ten physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J, Port K, Port L). The GPIO module supports up to 69 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Up to 69 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant in input configuration
- Two means of port access: either Advanced High-Performance Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code for Ports A-H and J; Ports K-N and P-Q are accessed through the AHB
- Fast toggle capable of a change every clock cycle for ports on AHB, every two clock cycles for ports on APB
- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
  - Per-pin interrupts available on Port P and Port Q
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence or a µDMA transfer
- Pin state can be retained during Hibernation mode
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can sink 18-mA for high-current applications
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

#### **Signal Description** 10.1

GPIO signals have alternate hardware functions. The following table lists the GPIO pins and their analog and digital alternate functions. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+). These signals are configured by clearing the DEN bit in the GPIO Digital Enable (GPIODEN) register. All GPIO signals are 5-V tolerant when configured as inputs except for PB0 and PB1, which are limited to 3.6 V. The digital alternate hardware functions are enabled by setting the appropriate bit in the GPIO Alternate Function Select (GPIOAFSEL) and GPIODEN registers and configuring the PMCx bit field in the GPIO Port Control (GPIOPCTL) register to the numeric encoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (FOR) or asserting RST puts the pins back to their default state.

**GPIO Pins Default State** GPIOAFSEL GPIODEN GPIOPDR GPIOPUR **GPIOPCTL** PA[1:0] **UARTO** 0 1 0 0 0x1 PA[5:2] SSI0 0 1 0 0 0x1 I<sup>2</sup>C0 1 PB[3:2] 0 0 0 0x3 PC[3:0] JTAG/SWD 1 1 0 0x1

Table 10-1, GPIO Pins With Non-Zero Reset Values

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as ed )

JIAG/SWD signals and the NIMI signal. The commit control process must be followed
for these pins, even if they are programmed as alternate functions other than JTAG/SWD
or NMI, see "Commit Control" on page 654.

Digital Function (GPIOPCTL PMCx Bit Field Encoding)<sup>a</sup> Analog 10 Pin **Function** 1 2 3 4 5 6 7 8 9 14 15 26 U0Rx PA0 PA1 27 TIOTX 28 PA2 SSI0Clk 29 PA3 \_ \_ SSI0Fss \_ 30 SSI0Rx PA4 -\_ \_ -PA5 31 SSI0Tx PA6 34 I2C1SCL \_ PA7 35 -\_ -I2C1SDA \_ --\_ \_ \_ \_ -PB0 70 U1Rx T2CCP0 \_ -PB1 71 II1Tx T2CCP1

Table 10-2. GPIO Pins and Alternate Functions (100LQFP)

Table 10-2. GPIO Pins and Alternate Functions (100LQFP) (continued)

10	Pin	Analog			Digi	tal Funct	ion (GPIO	PCTL PN	ICx Bit Fie	ld Encodii	ng) <sup>a</sup>		
IO P	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PB2	72	-	-	-	I2C0SCL	-	-	-	T3CCP0	-	-	-	-
PB3	73	-	-	-	I2C0SDA	-	-	-	T3CCP1	-	-	-	-
PB4	92	AIN10	-	SSI2Clk	-	-	-	-	T1CCP0	CAN0Rx	-	-	-
PB5	91	AIN11	-	SSI2Fss	-	-	-	-	T1CCP1	CAN0Tx	-	-	-
PC0	85	-	TCK SWCLK	-	-	-	-	-	T4CCP0	-	-	-	-
PC1	84	-	TMS SWDIO	-	1	-	-	-	T4CCP1	-	-	-	-
PC2	83	-	TDI	-	1	-	-	-	T5CCP0	-	-	-	-
PC3	82	-	TDO SWO	-	-	-	-	-	T5CCP1	-	-	-	-
PC4	25	C1-	U4Rx	U1Rx	-	-	-	-	WT0CCP0	Ulrts	-	-	-
PC5	24	C1+	U4Tx	U1Tx	-	-	-	-	WT0CCP1	Ulcts	-	-	-
PC6	23	C0+	U3Rx	-	-	-	-	-	WT1CCP0	-	-	-	-
PC7	22	C0-	U3Tx	-	-	-	-	-	WT1CCP1	-	-	-	-
PD0	1	AIN15	SSI3Clk	SSI1Clk	I2C3SCL	-	-	-	WT2CCP0	-	-	-	-
PD1	2	AIN14	SSI3Fss	SSI1Fss	I2C3SDA	-	-	-	WT2CCP1	-	-	-	-
PD2	3	AIN13	SSI3Rx	SSI1Rx	-	-	-	-	WT3CCP0	-	-	-	-
PD3	4	AIN12	SSI3Tx	SSI1Tx	-	-	-	-	WT3CCP1	-	-	-	-
PD4	97	AIN7	U6Rx	-	-	-	-	-	WT4CCP0	-	-	-	-
PD5	98	AIN6	U6Tx	-	-	-	-	-	WT4CCP1	-	-	-	-
PD6	99	AIN5	U2Rx	-	-	-	-	-	WT5CCP0	-	-	-	-
PD7	100	AIN4	U2Tx	-	-	-	-	-	WT5CCP1	NMI	-	-	-
PE0	15	AIN3	U7Rx	-	-	-	-	-	-	-	-	-	-
PE1	14	AIN2	U7Tx	-	-	-	-	-	-	-	-	-	-
PE2	13	AIN1	-	-	-	-	-	-	-	-	-	-	-
PE3	12	AIN0	-	-	-	-	-	-	-	-	-	-	-
PE4	95	AIN9	U5Rx	-	I2C2SCL	-	-	-	-	CAN0Rx	-	-	-
PE5	96	AIN8	U5Tx	-	I2C2SDA	-	-	-	-	CAN0Tx	-	-	-
PE6	89	AIN21	-	-	-	-	-	-	-	-	-	-	-
PE7	90	AIN20	U1RI	-	-	-	-	-	-	-	-	-	-
PF0	40	-	Ulrts	SSI1Rx	CAN0Rx	-	-	-	T0CCP0	NMI	C00	TRD2	-
PF1	41	-	U1CTS	SSI1Tx	-	-	-	-	T0CCP1	-	Clo	TRD1	-
PF2	42	-	U1DCD	SSI1Clk	-	-	-	-	T1CCP0	-	C20	TRD0	-
PF3	43	-	U1DSR	SSI1Fss	CAN0Tx	-	-	-	T1CCP1	-	-	TRCLK	-
PF4	39	-	U1DTR	-	-	-	-	-	T2CCP0	-	-	TRD3	-
PF5	37	-	-	-	-	-	-	-	T2CCP1	-	-	-	-
PF6	36	-	-	-	I2C2SCL	-	-	-	T3CCP0	-	-	-	-
PF7	58	-	-	-	I2C2SDA	-	-	-	T3CCP1	-	-	-	-
PG0	62	-	-	-	I2C3SCL	-	-	-	T4CCP0	-	-	-	LPCOPD
PG1	61	-	-	-	I2C3SDA	-	-	-	T4CCP1	-	-	-	LPC0SC

Table 10-2. GPIO Pins and Alternate Functions (100LQFP) (continued)


10	Di-	Analog			Digi	tal Funct	ion (GPIO	PCTL PN	ICx Bit Fiel	d Encodi	ng) <sup>a</sup>		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PG2	60	-	-	-	I2C4SCL	-	-	-	T5CCP0	-	-	-	IPCOCLKRUN
PG3	59	-	-	-	I2C4SDA	-	-	-	T5CCP1	-	-	-	-
PG4	74	-	U2Rx	-	I2C1SCL	-	-	-	WT0CCP0	-	-	-	-
PG5	75	-	U2Tx	-	I2C1SDA	-	-	-	WT0CCP1	-	-	-	-
PG6	87	C2+	-	-	I2C5SCL	-	-	-	WT1CCP0	-	-	-	-
PG7	88	C2-	-	-	I2C5SDA	-	-	-	WT1CCP1	-	-	-	-
PH0	16	AIN16	-	SSI3Clk	-	-	-	-	WT2CCP0	-	-	-	-
PH1	17	AIN17	-	SSI3Fss	-	-	-	-	WT2CCP1	-	-	-	-
PH2	18	AIN18	-	SSI3Rx	-	-	-	-	WT5CCP0	-	-	-	-
РН3	19	AIN19	-	SSI3Tx	-	-	-	-	WT5CCP1	-	-	-	-
PH4	79	-	-	SSI2Clk	-	-	-	-	WT3CCP0	-	-	-	-
PH5	78	-	-	SSI2Fss	-	-	-	-	WT3CCP1	-	-	-	-
РН6	77	-	-	SSI2Rx	-	-	-	-	WT4CCP0	-	-	-	-
PH7	76	-	-	SSI2Tx	-	-	-	-	WT4CCP1	-	-	-	-
PJ0	68	USB0DM	U4Rx	-	-	-	-	-	T1CCP0	-	-	-	-
PJ1	69	USB0DP	U4Tx	-	-	-	-	-	T1CCP1	-	-	-	-
PJ2	11	-	U5Rx	-	-	-	-	-	T2CCP0	-	-	-	-
PK0	49	-	-	SSI3Clk	-	-	-	-	-	-	-	-	-
PK1	48	-	-	SSI3Fss	-	-	-	-	-	-	-	-	-
PK2	47	-	-	SSI3Rx	-	-	-	-	-	-	-	-	-
PK3	46	-	-	SSI3Tx	-	-	-	-	-	-	-	-	-

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin. Encodings 10-13 are not used on this device.

# 10.2 Functional Description

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 10-1 on page 650 and Figure 10-2 on page 651). The LM4F122E5QC microcontroller contains tenports and thus ten of these physical GPIO blocks. Note that not all pins may be implemented on every block. Some GPIO pins can function as I/O signals for the on-chip peripheral modules. For information on which GPIO pins are used for alternate hardware functions, refer to Table 21-5 on page 1183.

Figure 10-1. Digital I/O Pads






Figure 10-2. Analog/Digital I/O Pads

### 10.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

### 10.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 661) is used to configure each individual pin as an input or output. When the data direction bit is cleared, the GPIO is configured as an input, and the corresponding data register bit captures and stores the value on the GPIO port. When the data direction bit is set, the GPIO is configured as an output, and the corresponding data register bit is driven out on the GPIO port.


### 10.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 659) by using bits [9:2] of the address bus as a mask. In this manner, software drivers can modify individual GPIO pins in a single instruction without affecting the state of the other pins. This method is more efficient than the conventional method of performing a read-modify-write operation to set or clear an individual GPIO pin. To implement this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set, the value of the **GPIODATA** register is altered. If the address bit is cleared, the data bit is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 has the results shown in Figure 10-3, where u indicates that data is unchanged by the write.

Figure 10-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set, the value is read. If the address bit associated with the data bit is cleared, the data bit is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 10-4.

Figure 10-4. GPIODATA Read Example



### 10.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. These registers are used to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, the external source must hold the level constant for the interrupt to be recognized by the controller.

Three registers define the edge or sense that causes interrupts:

■ **GPIO Interrupt Sense (GPIOIS)** register (see page 662)

- GPIO Interrupt Both Edges (GPIOIBE) register (see page 663)
- GPIO Interrupt Event (GPIOIEV) register (see page 664)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 665).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 666 and page 667). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the interrupt controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the interrupt controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 668).

When programming the interrupt control registers (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**), the interrupts should be masked (**GPIOIM** cleared). Writing any value to an interrupt control register can generate a spurious interrupt if the corresponding bits are enabled.

### 10.2.2.1 Interrupts Per Pin

Each pin of GPIO PortP and PortQ can capture a system interrupt. Each pin has a dedicated interrupt vector and can be handled by separate interrupt handlers. The PPO and PQO interrupts serve as a master interrupt and provide a legacy aggregated interrupt version. For interrupt assignments, see Table 2-9 on page 97.

### 10.2.2.2 ADC Trigger Source

Any GPIO pin can be configured to be an external trigger for the ADC using the **GPIO ADC Control** (**GPIOADCCTL**) register. If any GPIO is configured as a non-masked interrupt pin (the appropriate bit of **GPIOIM** is set), and interrupt for that port is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 828.

Note that if the Port B **GPIOADCCTL** register is cleared, PB4 can still be used as an external trigger for the ADC. This is a legacy mode which allows code written for previous Stellaris devices to operate on this microcontroller.

### 10.2.2.3 µDMA Trigger Source

Any GPIO pin can be configured to be an external trigger for the  $\mu$ DMA using the **GPIO DMA Control** (**GPIODMACTL**) register. If any GPIO is configured as a non-masked interrupt pin (the appropriate bit of **GPIOIM** is set), an interrupt for that port is generated and an external trigger signal is sent to the  $\mu$ DMA. If the  $\mu$ DMA is configured to start a transfer based on the GPIO signal, a transfer is initiated.

### 10.2.3 Mode Control

The GPIO pins can be controlled by either software or hardware. Software control is the default for most signals and corresponds to the GPIO mode, where the **GPIODATA** register is used to read or write the corresponding pins. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 669), the pin state is controlled by its alternate function (that is, the peripheral).

Further pin muxing options are provided through the **GPIO Port Control (GPIOPCTL)** register which selects one of several peripheral functions for each GPIO. For information on the configuration options, refer to Table 21-5 on page 1183.

**Note:** If any pin is to be used as an ADC input, the appropriate bit in the **GPIOAMSEL** register must be set to disable the analog isolation circuit.

### 10.2.4 Commit Control

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 669), GPIO Pull Up Select (GPIOPUR) register (see page 675), GPIO Pull-Down Select (GPIOPDR) register (see page 677), and GPIO Digital Enable (GPIODEN) register (see page 680) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 682) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 683) have been set.

### 10.2.5 Pad Control

The pad control registers allow software to configure the GPIO pads based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIODDR**, **GPIODDR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable for each GPIO.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the  $V_{OL}$  value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package with the total number of high-current GPIO outputs not exceeding four for the entire package.

### 10.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 10.3 Initialization and Configuration

The GPIO modules may be accessed via two different memory apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus. These apertures are mutually exclusive. The aperture enabled for a given GPIO port is controlled by the appropriate bit in the **GPIOHBCTL** register (see page 276). Note that GPIO ports K, L, M, N, P, and Q can only be accessed through the AHB aperture.

To use the pins in a particular GPIO port, the clock for the port must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGCGPIO** register (see page 375).

When the internal POR signal is asserted and until otherwise configured, all GPIO pins are configured to be undriven (tristate): **GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0, except for the pins shown in Table 10-1 on page 647. Table 10-3 on page 655 shows all possible configurations

of the GPIO pads and the control register settings required to achieve them. Table 10-4 on page 655 shows how a rising edge interrupt is configured for pin 2 of a GPIO port.

**Table 10-3. GPIO Pad Configuration Examples** 

Configuration	GPIO Register Bit Value <sup>a</sup>											
Configuration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR		
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	X	Х		
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?		
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?		
Open Drain Input/Output (I2CSDA)	1	Х	1	1	Х	Х	?	?	?	?		
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х		
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?		
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?		
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?		
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х		
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?		

a. X=Ignored (don't care bit)

Table 10-4. GPIO Interrupt Configuration Example

Register	Desired Interrupt	Pin 2 Bit V	Pin 2 Bit Value <sup>a</sup>								
Register	Event Trigger	7	6	5	4	3	2	1	0		
GPIOIS	0=edge 1=level	Х	Х	Х	Х	Х	0	Х	Х		
GPIOIBE	0=single edge 1=both edges	Х	Х	Х	Х	Х	0	Х	Х		
GPIOIEV	0=Low level, or falling edge 1=High level, or rising edge		Х	Х	Х	Х	1	Х	Х		
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0		

a. X=Ignored (don't care bit)

# 10.4 Register Map

Table 10-6 on page 657 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus.

<sup>?=</sup>Can be either 0 or 1, depending on the configuration

**Important:** The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to unconnected bits has no effect, and reading unconnected bits returns no meaningful data.

The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A (APB): 0x4000.4000
- GPIO Port A (AHB): 0x4005.8000
- GPIO Port B (APB): 0x4000.5000
- GPIO Port B (AHB): 0x4005.9000
- GPIO Port C (APB): 0x4000.6000
- GPIO Port C (AHB): 0x4005.A000
- GPIO Port D (APB): 0x4000.7000
- GPIO Port D (AHB): 0x4005.B000
- GPIO Port E (APB): 0x4002.4000
- GPIO Port E (APB): 0x4002.4000 ■ GPIO Port E (AHB): 0x4005.C000
- GPIO Port F (APB): 0x4002.5000
- GPIO Port F (AHB): 0x4005.D000
- GPIO POILF (ADB). 0X4005.0000
- GPIO Port G (APB): 0x4002.6000GPIO Port G (AHB): 0x4005.E000
- GPIO Port H (APB): 0x4002.7000
- GPIO Port H (AHB): 0x4005.F000
- GPIO Port J (APB): 0x4003.D000
- GPIO Port J (AHB): 0x4006.0000
- GPIO Port K (AHB): 0x4006.1000

Note that each GPIO module clock must be enabled before the registers can be programmed (see page 375). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-5. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	1	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 654.

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). These six pins are the only GPIOs

that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port D7, GPIO Port F0, and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PD7 and PF0 pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port C is 0x0000.00F0, for GPIO Port D is 0x0000.00FF, and for GPIO Port F is 0x0000.00FE.

Table 10-6. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	659
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	661
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	662
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	663
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	664
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	665
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	666
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	667
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	668
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	669
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	671
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	672
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	673
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	674
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	675
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	677
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	679
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	680
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	682
0x524	GPIOCR	-	-	GPIO Commit	683
0x528	GPIOAMSEL	R/W	0x0000.0000	GPIO Analog Mode Select	685
0x52C	GPIOPCTL	R/W	-	GPIO Port Control	687
0x530	GPIOADCCTL	R/W	0x0000.0000	GPIO ADC Control	689
0x534	GPIODMACTL	R/W	0x0000.0000	GPIO DMA Control	690
0x538	GPIOSI	R/W	0x0000.0000	GPIO Select Interrupt	691
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	692

Table 10-6. GPIO Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	693
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	694
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	695
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	696
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	697
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	698
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	699
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	700
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	701
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	702
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	703

# 10.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

### Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 661).


In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are set in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are clear in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

### GPIO Data (GPIODATA)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	DATA	R/W	0x00	GPIO Data


This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 652 for examples of reads and writes.

### Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Setting a bit in the **GPIODIR** register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

### GPIO Direction (GPIODIR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x400 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

- O Corresponding pin is an input.
- 1 Corresponding pins is an output.


### Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Setting a bit in the **GPIOIS** register configures the corresponding pin to detect levels, while clearing a bit configures the corresponding pin to detect edges. All bits are cleared by a reset.

### GPIO Interrupt Sense (GPIOIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x404

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense

- The edge on the corresponding pin is detected (edge-sensitive).
- 1 The level on the corresponding pin is detected (level-sensitive).


### Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register allows both edges to cause interrupts. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 662) is set to detect edges, setting a bit in the **GPIOIBE** register configures the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 664). Clearing a bit configures the pin to be controlled by the **GPIOIEV** register. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x408 Type R/W, reset 0x0000.0000

D:4/E: -1-4



Bil/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges

Dogorintion

- Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 664).
- 1 Both edges on the corresponding pin trigger an interrupt.


### Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Setting a bit in the **GPIOIEV** register configures the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 662). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in the **GPIOIS** register. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x40C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IEV	R/W	0x00	GPIO Interrupt Event

- O A falling edge or a Low level on the corresponding pin triggers an interrupt.
- 1 A rising edge or a High level on the corresponding pin triggers an interrupt.


### Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Setting a bit in the **GPIOIM** register allows interrupts that are generated by the corresponding pin to be sent to the interrupt controller on the combined interrupt signal. Clearing a bit prevents an interrupt on the corresponding pin from being sent to the interrupt controller. All bits are cleared by a reset.

### GPIO Interrupt Mask (GPIOIM)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x410

Type R/W,	reset 0x0000.0000
-----------	-------------------



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	R/W	0x00	GPIO Interrupt Mask Enable


- 0 The interrupt from the corresponding pin is masked.
- 1 The interrupt from the corresponding pin is sent to the interrupt controller.

### Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. A bit in this register is set when an interrupt condition occurs on the corresponding GPIO pin. If the corresponding bit in the **GPIO Interrupt Mask (GPIOIM)** register (see page 665) is set, the interrupt is sent to the interrupt controller. Bits read as zero indicate that corresponding input pins have not initiated an interrupt. A bit in this register can be cleared by writing a 1 to the corresponding bit in the **GPIO Interrupt Clear (GPIOICR)** register.

### GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x414



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

#### Value Description

- 1 An interrupt condition has occurred on the corresponding pin.
- O An interrupt condition has not occurred on the corresponding pin.

A bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

### Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. If a bit is set in this register, the corresponding interrupt has triggered an interrupt to the interrupt controller. If a bit is clear, either no interrupt has been generated, or the interrupt is masked.


Note that if the Port B GPIOADCCTL register is cleared, PB4 can still be used as an external trigger for the ADC. This is a legacy mode which allows code written for previous Stellaris devices to operate on this microcontroller.

**GPIOMIS** is the state of the interrupt after masking.

### GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x418

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status

#### Value Description

- An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller.
- 0 An interrupt condition on the corresponding pin is masked or has not occurred.

A bit is cleared by writing a 1 to the corresponding bit in the GPIOICR register.


## Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt bit in the **GPIORIS** and **GPIOMIS** registers. Writing a 0 has no effect.

### GPIO Interrupt Clear (GPIOICR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000

Offset 0x41C Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear

- 1 The corresponding interrupt is cleared.
- 0 The corresponding interrupt is unaffected.

### Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral. Several possible peripheral functions are multiplexed on each GPIO. The **GPIO Port Control (GPIOPCTL)** register is used to select one of the possible functions. Table 21-5 on page 1183 details which functions are muxed on each GPIO pin. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-7. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	1	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 654.


Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 669), GPIO Pull Up Select (GPIOPUR) register (see page 675), GPIO Pull-Down Select (GPIOPDR) register (see page 677), and GPIO Digital Enable (GPIODEN) register (see page 680) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 682) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 683) have been set.

When using the  $I^2C$  module, in addition to setting the **GPIOAFSEL** register bits for the  $I^2C$  clock and data pins, the pins should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register (see examples in "Initialization and Configuration" on page 654).

### GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.9000
GPIO Port B (AHB) base: 0x4000.5000
GPIO Port C (APB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4002.4000
GPIO Port E (APB) base: 0x4005.C000
GPIO Port E (APB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4005.D000
GPIO Port G (APB) base: 0x4005.D000
GPIO Port G (AHB) base: 0x4002.6000
GPIO Port G (AHB) base: 0x4002.6000
GPIO Port G (AHB) base: 0x4002.7000
GPIO Port H (APB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4005.D000
GPIO Port J (AHB) base: 0x4005.D000
GPIO Port J (AHB) base: 0x4006.0000
GPIO Port J (AHB) base: 0x4006.1000
GPIO Port K (AHB) base: 0x4006.1000
Offset 0x420
Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	AFSEL	R/W	-	GPIO Alternate Function Select

### Value Description

- The associated pin functions as a GPIO and is controlled by the GPIO registers.
- The associated pin functions as a peripheral signal and is controlled by the alternate hardware function.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 647.

16


RO


### Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.

### GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x500 Type R/W, reset 0x0000.00FF





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV2	R/W	0xFF	Output Pad 2-mA Drive Enable

### Value Description

- 1 The corresponding GPIO pin has 2-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR4R or GPIODR8R register.

RO

RO

RO

RO


Setting a bit in either the **GPIODR4** register or the **GPIODR8** register clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

### Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

### GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x504 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV4	R/W	0x00	Output Pad 4-mA Drive Enable

### Value Description

- 1 The corresponding GPIO pin has 4-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR8R register.

Setting a bit in either the **GPIODR2** register or the **GPIODR8** register clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


### Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware. The 8-mA setting is also used for high-current operation.

**Note:** There is no configuration difference between 8-mA and high-current operation. The additional current capacity results from a shift in the V<sub>OH</sub>/V<sub>OL</sub> levels. See "Recommended Operating Conditions" on page 1191 for further information.

### GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port F (APR) base: 0x4002 4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x508 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV8	R/W	0x00	Output Pad 8-mA Drive Enable

#### Value Description

- 1 The corresponding GPIO pin has 8-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR4R register.

Setting a bit in either the **GPIODR2** register or the **GPIODR4** register clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


### Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C


The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open-drain configuration of the corresponding GPIO pad. When open-drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 680). Corresponding bits in the drive strength and slew rate control registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I<sup>2</sup>C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I<sup>2</sup>C data pins should be set (see examples in "Initialization and Configuration" on page 654).

### GPIO Open Drain Select (GPIOODR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005 D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x50C





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ODE	R/W	0x00	Output Pad Open Drain Enable

- 1 The corresponding pin is configured as open drain.
- 0 The corresponding pin is not configured as open drain.

### Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set, a weak pull-up resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 677). Write access to this register is protected with the **GPIOCR** register. Bits in **GPIOCR** that are cleared prevent writes to the equivalent bit in this register.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-8. GPIO Pins With Non-Zero Reset Values


GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	1	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 654.

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 669), GPIO Pull Up Select (GPIOPUR) register (see page 675), GPIO Pull-Down Select (GPIOPDR) register (see page 677), and GPIO Digital Enable (GPIODEN) register (see page 680) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 682) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 683) have been set.

### GPIO Pull-Up Select (GPIOPUR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (APB) base: 0x4000.4000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4002.5000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x510



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W	-	Pad Weak Pull-Up Enable

### Value Description

- 1 The corresponding pin has a weak pull-up resistor.
- 0 The corresponding pin is not affected.

Setting a bit in the **GPIOPDR** register clears the corresponding bit in the **GPIOPUR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 647.

### Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set, a weak pull-down resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 675).

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-9. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	1	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1


The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 654.

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 669), GPIO Pull Up Select (GPIOPUR) register (see page 675), GPIO Pull-Down Select (GPIOPDR) register (see page 677), and GPIO Digital Enable (GPIODEN) register (see page 680) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 682) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 683) have been set.

### GPIO Pull-Down Select (GPIOPDR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (APB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.5000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port E (APB) base: 0x4005.0000 GPIO Port F (APB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.0000 GPIO Port H (APB) base: 0x4005.0000 GPIO Port J (APB) base: 0x4005.0000 GPIO Port J (APB) base: 0x4005.0000 GPIO Port J (APB) base: 0x4006.00000 GPIO Port J (APB) base: 0x4006.00000 GPIO Port K (AHB) base: 0x4006.1000

Offset 0x514 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDE	R/W	0x00	Pad Weak Pull-Down Enable

### Value Description

- 1 The corresponding pin has a weak pull-down resistor.
- 0 The corresponding pin is not affected.

Setting a bit in the **GPIOPUR** register clears the corresponding bit in the **GPIOPDR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


### Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 673).

### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x518

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

- 1 Slew rate control is enabled for the corresponding pin.
- O Slew rate control is disabled for the corresponding pin.

### Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

**Note:** Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, all GPIO signals except those listed below are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin as a digital input or output (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-10. GPIO Pins With Non-Zero Reset Values


GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	1	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 654.

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins (PC[3:0]) and the NMI pin (PD7 and PF0). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 669), GPIO Pull Up Select (GPIOPUR) register (see page 675), GPIO Pull-Down Select (GPIOPDR) register (see page 677), and GPIO Digital Enable (GPIODEN) register (see page 680) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 682) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 683) have been set.

### GPIO Digital Enable (GPIODEN)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4005.4000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (APB) base: 0x4005.8000 GPIO Port D (AHB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.8000 GPIO Port E (APB) base: 0x4005.6000 GPIO Port F (APB) base: 0x4005.5000 GPIO Port F (AHB) base: 0x4005.5000 GPIO Port G (APB) base: 0x4005.6000 GPIO Port G (AHB) base: 0x4005.6000 GPIO Port H (AHB) base: 0x4005.7000 GPIO Port H (AHB) base: 0x4005.7000 GPIO Port H (AHB) base: 0x4005.7000 GPIO Port J (APB) base: 0x4005.7000 GPIO Port J (APB) base: 0x4005.7000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x51C



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	R/W	-	Digital Enable

- 0 The digital functions for the corresponding pin are disabled.
- The digital functions for the corresponding pin are enabled.

  The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 647.


### Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 683). Writing 0x4C4F.434B to the **GPIOLOCK** register unlocks the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x0000.0001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x0000.0000.

#### GPIO Lock (GPIOLOCK)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x520

Type R/W, reset 0x0000.0001



Bit/Field	name	туре	Reset	Description
31:0	LOCK	R/W	0x0000.0001	GPIO Lock

A write of the value 0x4C4F.434B unlocks the **GPIO Commit (GPIOCR)** register for write access.A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description

0x1 The **GPIOCR** register is locked and may not be modified.

0x0 The GPIOCR register is unlocked and may be modified.

### Register 20: GPIO Commit (GPIOCR), offset 0x524

The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN registers are committed when a write to these registers is performed. If a bit in the **GPIOCR** register is cleared, the data being written to the corresponding bit in the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers cannot be committed and retains its previous value. If a bit in the **GPIOCR** register is set, the data being written to the corresponding bit of the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers is committed to the register and reflects the new value.


The contents of the GPIOCR register can only be modified if the status in the GPIOLOCK register is unlocked. Writes to the GPIOCR register are ignored if the status in the GPIOLOCK register is locked.

**Important:** This register is designed to prevent accidental programming of the registers that control connectivity to the NMI and JTAG/SWD debug hardware. By initializing the bits of the GPIOCR register to 0 for PD7, PF0, and PC[3:0], the NMI and JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the GPIOLOCK, **GPIOCR**, and the corresponding registers.

> Because this protection is currently only implemented on the NMI and JTAG/SWD pins on PD7, PF0, and PC[3:0], all of the other bits in the GPIOCR registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN register bits of these other pins.

### GPIO Commit (GPIOCR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x524 Type -, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CR	-	-	GPIO Commit

#### Value Description

- 1 The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits can be written.
- The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits cannot be written.

#### Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). These six pins are the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port D7, GPIO Port F0, and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PD7, PF0, and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as GPIO pins, the PC[3:0] pins default to non-committable. Similarly, to ensure that the NMI pin is not accidentally programmed as a GPIO pin, the PD7 and PF0 pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port C is 0x0000.00F0, for GPIO Port D is 0x0000.00FF, and for GPIO Port F is 0x0000.00FE.

### Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528

**Important:** This register is only valid for ports and pins that can be used as ADC AINx inputs.

If any pin is to be used as an ADC input, the appropriate bit in **GPIOAMSEL** must be set to disable the analog isolation circuit.


The **GPIOAMSEL** register controls isolation circuits to the analog side of a unified I/O pad. Because the GPIOs may be driven by a 5-V source and affect analog operation, analog circuitry requires isolation from the pins when they are not used in their analog function.

Each bit of this register controls the isolation circuitry for the corresponding GPIO signal. For information on which GPIO pins can be used for ADC functions, refer to Table 21-5 on page 1183.

#### GPIO Analog Mode Select (GPIOAMSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x528

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	GPIOAMSEL	R/W	0x00	GPIO Analog Mode Select

#### Value Description

- The analog function of the pin is enabled, the isolation is disabled, and the pin is capable of analog functions.
- The analog function of the pin is disabled, the isolation is enabled, and the pin is capable of digital functions as specified by the other GPIO configuration registers.

**Note:** This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad.

The reset state of this register is 0 for all signals.

### Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C

The **GPIOPCTL** register is used in conjunction with the **GPIOAFSEL** register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the **GPIOAFSEL** register are cleared on reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the **GPIOAFSEL** register, the corresponding GPIO signal is controlled by an associated peripheral. The **GPIOPCTL** register selects one out of a set of peripheral functions for each GPIO, providing additional flexibility in signal definition. For information on the defined encodings for the bit fields in this register, refer to Table 21-5 on page 1183. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 10-11, GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	0	1	0	0	0x1
PA[5:2]	SSI0	0	1	0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	1	0	0	0x3
PC[3:0]	JTAG/SWD	1	1	0	1	0x1

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI, see "Commit Control" on page 654.

#### GPIO Port Control (GPIOPCTL)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.5000
GPIO Port B (AHB) base: 0x4005.5000
GPIO Port B (AHB) base: 0x4000.5000
GPIO Port C (APB) base: 0x4005.4000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4005.A000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4005.C000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4005.C000
GPIO Port G (AHB) base: 0x4005.C000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port G (AHB) base: 0x4005.E000
GPIO Port H (APB) base: 0x4005.F000
GPIO Port J (AHB) base: 0x4005.D000
GPIO Port J (AHB) base: 0x4005.D000
GPIO Port J (AHB) base: 0x4003.D000
GPIO Port J (AHB) base: 0x4006.0000
GPIO Port K (AHB) base: 0x4006.1000
GPIO POR K (AHB) base: 0x4006.1000
GFISE 0x52C
Type R/W, reset -

D:4/E:-1-1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		PM	C7			PM	C6			PM	C5			PM	C4	
Туре	R/W															
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PM	C3			PM	C2			PM	C1			PM	C0	
Туре	R/W															
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Bit/Field	Name	Type	Reset	Description
31:28	PMC7	R/W	-	Port Mux Control 7 This field controls the configuration for GPIO pin 7.
27:24	PMC6	R/W	-	Port Mux Control 6 This field controls the configuration for GPIO pin 6.
23:20	PMC5	R/W	-	Port Mux Control 5  This field controls the configuration for GPIO pin 5.
19:16	PMC4	R/W	-	Port Mux Control 4  This field controls the configuration for GPIO pin 4.
15:12	PMC3	R/W	-	Port Mux Control 3  This field controls the configuration for GPIO pin 3.
11:8	PMC2	R/W	-	Port Mux Control 2 This field controls the configuration for GPIO pin 2.
7:4	PMC1	R/W	-	Port Mux Control 1  This field controls the configuration for GPIO pin 1.
3:0	PMC0	R/W	-	Port Mux Control 0  This field controls the configuration for GPIO pin 0.

### Register 23: GPIO ADC Control (GPIOADCCTL), offset 0x530


This register is used to configure a GPIO pin as a source for the ADC trigger.

Note that if the Port B **GPIOADCCTL** register is cleared, PB4 can still be used as an external trigger for the ADC. This is a legacy mode which allows code written for previous Stellaris devices to operate on this microcontroller.

#### GPIO ADC Control (GPIOADCCTL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x530

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ADCEN	R/W	0x00	ADC Trigger Enable

#### Value Description

- 1 The corresponding pin is used to trigger the ADC.
- 0 The corresponding pin is not used to trigger the ADC.


### Register 24: GPIO DMA Control (GPIODMACTL), offset 0x534

This register is used to configure a GPIO pin as a source for the µDMA trigger.

#### GPIO DMA Control (GPIODMACTL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000

Offset 0x534 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DMAEN	R/W	0x00	μDMA Trigger Enable

#### Value Description

- 1 The corresponding pin is used to trigger the μDMA.
- 0 The corresponding pin is not used to trigger the  $\mu$ DMA.


### Register 25: GPIO Select Interrupt (GPIOSI), offset 0x538

This register is used to enable individual interrupts for each pin.

Note: This register is only available on Port P and Port Q.

#### GPIO Select Interrupt (GPIOSI)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0x538 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SUM	R/W	0	Summary Interrupt

#### Value Description


- 1 Each pin has its own interrupt vector.
- O All port pin interrupts are OR'ed together to produce a summary interrupt.

# Register 26: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	GPIO Peripheral ID Register [7:0]

# Register 27: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	GPIO Peripheral ID Register [15:8]

# Register 28: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	GPIO Peripheral ID Register [23:16]

# Register 29: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFDC Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	GPIO Peripheral ID Register [31:24]


# Register 30: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 0 (GPIOPeriphID0)

Name

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFE0 Type RO, reset 0x0000.0061



31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x61	GPIO Peripheral ID Register [7:0]  Can be used by software to identify the presence of this peripheral.

Description

Reset

Type


Bit/Field

# Register 31: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFE4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	GPIO Peripheral ID Register [15:8]
				Can be used by software to identify the presence of this peripheral.

# Register 32: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFE8 Type RO, reset 0x0000.0018



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	GPIO Peripheral ID Register [23:16]
				Can be used by software to identify the presence of this peripheral.

# Register 33: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


#### GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFEC Type RO, reset 0x0000.0001

Name

Type

Bit/Field



		. ) [		
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	GPIO Peripheral ID Register [31:24]
				Can be used by software to identify the presence of this peripheral.

Description


Reset

# Register 34: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The GPIOPCeIIID1, GPIOPCeIIID1, GPIOPCeIIID2, and GPIOPCeIIID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFF0 Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	GPIO PrimeCell ID Register [7:0]


Provides software a standard cross-peripheral identification system.

# Register 35: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	GPIO PrimeCell ID Register [15:8] Provides software a standard cross-peripheral identification system.

# Register 36: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFF8 Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	GPIO PrimeCell ID Register [23:16]


Provides software a standard cross-peripheral identification system.

### Register 37: GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	GPIO PrimeCell ID Register [31:24]

Provides software a standard cross-peripheral identification system.

# 11 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris General-Purpose Timer Module (GPTM) contains six 16/32-bit GPTM blocks and six 32/64-bit Wide GPTM blocks. Each 16/32-bit GPTM block provides two 16-bit timers/counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or concatenated to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Each 32/64-bit Wide GPTM block provides 32-bit timers for Timer A and Timer B that can be concatenated to operate as a 64-bit timer. Timers can also be used to trigger  $\mu$ DMA transfers.

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 117).

The General-Purpose Timer Module (GPTM) contains six 16/32-bit GPTM blocks and six 32/64-bit Wide GPTM blocks with the following functional options:

- 16/32-bit operating modes:
  - 16- or 32-bit programmable one-shot timer
  - 16- or 32-bit programmable periodic timer
  - 16-bit general-purpose timer with an 8-bit prescaler
  - 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
  - 16-bit input-edge count- or time-capture modes with an 8-bit prescaler
  - 16-bit PWM mode with an 8-bit prescaler and software-programmable output inversion of the PWM signal
- 32/64-bit operating modes:
  - 32- or 64-bit programmable one-shot timer
  - 32- or 64-bit programmable periodic timer
  - 32-bit general-purpose timer with a 16-bit prescaler
  - 64-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
  - 32-bit input-edge count- or time-capture modes with a16-bit prescaler
  - 32-bit PWM mode with a 16-bit prescaler and software-programmable output inversion of the PWM signal
- Count up or down
- Twelve 16/32-bit Capture Compare PWM pins (CCP)
- Twelve 32/64-bit Capture Compare PWM pins (CCP)



- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- Timer synchronization allows selected timers to start counting on the same clock cycle
- ADC event trigger
- User-enabled stalling when the microcontroller asserts CPU Halt flag during debug (excluding RTC mode)
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Dedicated channel for each timer
  - Burst request generated on timer interrupt

# 11.1 Block Diagram

In the block diagram, the specific Capture Compare PWM (CCP) pins available depend on the Stellaris device. See Table 11-1 on page 705 for the available CCP pins and their timer assignments.

Figure 11-1. GPTM Module Block Diagram




Table 11-1. Available CCP Pins

Timer	Up/Down Counter	Even CCP Pin	Odd CCP Pin
16/32-Bit Timer 0	Timer A	T0CCP0	-

Table 11-1. Available CCP Pins (continued)

Timer	Up/Down Counter	Even CCP Pin	Odd CCP Pin
	Timer B	-	T0CCP1
16/32-Bit Timer 1	Timer A	T1CCP0	-
	Timer B	-	T1CCP1
16/32-Bit Timer 2	Timer A	T2CCP0	-
	Timer B	-	T2CCP1
16/32-Bit Timer 3	Timer A	T3CCP0	-
	Timer B	-	T3CCP1
16/32-Bit Timer 4	Timer A	T4CCP0	-
	Timer B	-	T4CCP1
16/32-Bit Timer 5	Timer A	T5CCP0	-
	Timer B	-	T5CCP1
32/64-Bit Wide Timer 0	Timer A	WT0CCP0	-
	Timer B	-	WT0CCP1
32/64-Bit Wide Timer 1	Timer A	WT1CCP0	-
	Timer B	-	WT1CCP1
32/64-Bit Wide Timer 2	Timer A	WT2CCP0	-
	Timer B	-	WT2CCP1
32/64-Bit Wide Timer 3	Timer A	WT3CCP0	-
	Timer B	-	WT3CCP1
32/64-Bit Wide Timer 4	Timer A	WT4CCP0	-
	Timer B	-	WT4CCP1
32/64-Bit Wide Timer 5	Timer A	WT5CCP0	-
	Timer B	-	WT5CCP1

# 11.2 Signal Description

The following table lists the external signals of the GP Timer module and describes the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 669) should be set to choose the GP Timer function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 687) to assign the GP Timer signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646.

Table 11-2. Signals for General-Purpose Timers (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
T0CCP0	40	PF0 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
TOCCP1	41	PF1 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
T1CCP0	42 68 92	PF2 (7) PJ0 (7) PB4 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.

Table 11-2. Signals for General-Purpose Timers (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
T1CCP1	43 69 91	PF3 (7) PJ1 (7) PB5 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
T2CCP0	11 39 70	PJ2 (7) PF4 (7) PB0 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
T2CCP1	37 71	PF5 (7) PB1 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
T3CCP0	36 72	PF6 (7) PB2 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
T3CCP1	58 73	PF7 (7) PB3 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
T4CCP0	62 85	PG0 (7) PC0 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
T4CCP1	61 84	PG1 (7) PC1 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
T5CCP0	60 83	PG2 (7) PC2 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
T5CCP1	59 82	PG3 (7) PC3 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
WT0CCP0	25 74	PC4 (7) PG4 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
WT0CCP1	24 75	PC5 (7) PG5 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.
WT1CCP0	23 87	PC6 (7) PG6 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
WT1CCP1	22 88	PC7 (7) PG7 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
WT2CCP0	1 16	PD0 (7) PH0 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
WT2CCP1	2 17	PD1 (7) PH1 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
WT3CCP0	3 79	PD2 (7) PH4 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
WT3CCP1	4 78	PD3 (7) PH5 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
WT4CCP0	77 97	PH6 (7) PD4 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
WT4CCP1	76 98	PH7 (7) PD5 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
WT5CCP0	18 99	PH2 (7) PD6 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
WT5CCP1	19 100	PH3 (7) PD7 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 11.3 Functional Description

The main components of each GPTM block are two free-running up/down counters (referred to as Timer A and Timer B), two match registers, two prescaler match registers, two shadow registers, and two load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface. Timer A and Timer B can be used individually, in which case they have a 16-bit counting range for the 16/32-bit GPTM blocks and a 32-bit counting range for 32/64-bit Wide GPTM blocks. In addition, Timer A and Timer B can be concatenated to provide a 32-bit counting range for the 16/32-bit GPTM blocks and a 64-bit counting range for the 32/64-bit Wide GPTM blocks. Note that the prescaler can only be used when the timers are used individually.

The available modes for each GPTM block are shown in Table 11-3 on page 708. Note that when counting down in one-shot or periodic modes, the prescaler acts as a true prescaler and contains the least-significant bits of the count. When counting up in one-shot or periodic modes, the prescaler acts as a timer extension and holds the most-significant bits of the count. In input edge count, input edge time and PWM mode, the prescaler always acts as a timer extension, regardless of the count direction.

Mode	Timer Use	Count Direction	Counter Size		Prescaler Size <sup>a</sup>		Prescaler Behavior
			16/32-bit GPTM	32/64-bit Wide GPTM	16/32-bit GPTM	32/64-bit Wide GPTM	(Count Direction)
One-shot	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Up), Prescaler (Down)
	Concatenated	Up or Down	32-bit	64-bit	-	-	N/A
Periodic	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Up), Prescaler (Down)
	Concatenated	Up or Down	32-bit	64-bit	-	-	N/A
RTC	Concatenated	Up	32-bit	64-bit	-	-	N/A
Edge Count	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Both)
Edge Time	Individual	Up or Down	16-bit	32-bit	8-bit	16-bit	Timer Extension (Both)
PWM	Individual	Down	16-bit	32-bit	8-bit	16-bit	Timer Extension

a. The prescaler is only available when the timers are used individually

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 726), the **GPTM Timer A Mode (GPTMTAMR)** register (see page 728), and the **GPTM Timer B Mode (GPTMTBMR)** register (see page 732). When in one of the concatentated modes, Timer A and Timer B can only operate in one mode. However, when configured in an individual mode, Timer A and Timer B can be independently configured in any combination of the individual modes.

#### 11.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters Timer A and Timer B are initialized to all 1s, along with their corresponding load registers: the GPTM Timer A Interval Load (GPTMTAILR) register (see page 754) and the GPTM Timer B Interval Load (GPTMTBILR) register (see page 755) and shadow registers: the GPTM Timer A Value (GPTMTAV) register (see page 764) and the GPTM Timer B Value (GPTMTBV) register (see page 765). The prescale counters are initialized to 0x00: the GPTM Timer A Prescale (GPTMTAPR) register (see page 758), the GPTM Timer B Prescale

(GPTMTBPR) register (see page 759), the GPTM Timer A Prescale Snapshot (GPTMTAPS) register (see page 767), the GPTM Timer B Prescale Snapshot (GPTMTBPS) register (see page 768), the GPTM Timer A Prescale Value (GPTMTAPV) register (see page 769), and the GPTM Timer B Prescale Value (GPTMTBPV) register (see page 770).

#### 11.3.2 Timer Modes

This section describes the operation of the various timer modes. When using Timer A and Timer B in concatenated mode, only the Timer A control and status bits must be used; there is no need to use Timer B control and status bits. The GPTM is placed into individual/split mode by writing a value of 0x4 to the **GPTM Configuration (GPTMCFG)** register (see page 726). In the following sections, the variable "n" is used in bit field and register names to imply either a Timer A function or a Timer B function. Throughout this section, the timeout event in down-count mode is 0x0 and in up-count mode is the value in the **GPTM Interval Load (GPTMTnILR)** and the optional **GPTM Timer n Prescale (GPTMTnPR)** registers.

#### 11.3.2.1 One-Shot/Periodic Timer Mode

The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTM Timer n Mode (GPTMTnMR)** register (see page 728). The timer is configured to count up or down using the TnCDIR bit in the **GPTMTnMR** register.

When software sets the TnEN bit in the **GPTM Control (GPTMCTL)** register (see page 736), the timer begins counting up from 0x0 or down from its preloaded value. Alternatively, if the TnWOT bit is set in the **GPTMTnMR** register, once the TnEN bit is set, the timer waits for a trigger to begin counting (see "Wait-for-Trigger Mode" on page 717).

When the timer is counting down and it reaches the timeout event (0x0), the timer reloads its start value from the **GPTMTnILR** and the **GPTMTnPR** registers on the next cycle. When the timer is counting up and it reaches the timeout event (the value in the **GPTMTnILR** and the optional **GPTMTnPR** registers), the timer reloads with 0x0. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, the timer starts counting again on the next cycle. In periodic, snap-shot mode (TnMR field is 0x2 and the TnSNAPS bit is set in the **GPTMTnMR** register), the actual free-running value of the timer at the time-out event is loaded into the **GPTMTnR** register and the free-running value of the prescaler is loaded into the **GPTMTnPS** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry by examing the snapshot values and the current value of the free-running timer, which is stored in the **GPTMTnV** register. Snapshot mode is not available when the timer is configured in one-shot mode.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the time-out event. The GPTM sets the Thtoris bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 746), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 752). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register (see page 743), the GPTM also sets the Thtomis bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 749). By setting the Thmie bit in the GPTMThmR register, an interrupt condition can also be generated when the Timer value equals the value loaded into the GPTM Timer n Match (GPTMThMATCHR) and GPTM Timer n Prescale Match (GPTMThPMR) registers. This interrupt has the same status, masking, and clearing functions as the time-out interrupt, but uses the match interrupt bits instead (for example, the raw interrupt status is monitored via ThMRIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register). Note that the interrupt status bits are not updated by the hardware unless the ThMIE bit in the GPTMThMR register is set, which is different than the behavior for the time-out interrupt. The ADC trigger is enabled by setting the ThOTE bit in GPTMCTL. The μDMA trigger is enabled by configuring and enabling the appropriate μDMA channel. See "Channel Configuration" on page 586.

If software updates the **GPTMTnILR** or the **GPTMTnPR** register while the counter is counting down, the counter loads the new value on the next clock cycle and continues counting from the new value if the <code>TnILD</code> bit in the **GPTMTnMR** register is clear. If the <code>TnILD</code> bit is set, the counter loads the new value after the next timeout. If software updates the **GPTMTnILR** or the **GPTMTnPR** register while the counter is counting up, the timeout event is changed on the next cycle to the new value. If software updates the **GPTM Timer n Value (GPTMTnV)** register while the counter is counting up or down, the counter loads the new value on the next clock cycle and continues counting from the new value. If software updates the **GPTMTnMATCHR** or the **GPTMTnPMR** register while the counter is counting, the match registers reflect the new values on the next clock cycle if the <code>TnMRSU</code> bit in the **GPTMTnMR** register is clear. If the <code>TnMRSU</code> bit is set, the new value don't take effect until the next timeout.

When using a 32/64-bit wide timer block in a 64-bit mode, certain registers must be accessed in the manner described in "Accessing Concatenated 32/64-Bit Wide GPTM Register Values" on page 719.

If the TnSTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following table shows a variety of configurations for a 16-bit free-running timer while using the prescaler. All values assume an 80-MHz clock with Tc=12.5 ns (clock period). The prescaler can only be used when a 16/32-bit timer is configured in 16-bit mode and when a 32/64-bit timer is configured in 32-bit mode.

**Table 11-4. 16-Bit Timer With Prescaler Configurations** 

Prescale (8-bit value)	# of Timer Clocks (Tc) <sup>a</sup>	Max Time	Units
00000000	1	0.8192	ms
0000001	2	1.6384	ms
0000010	3	2.4576	ms
11111101	254	208.0768	ms
11111110	255	208.896	ms
11111111	256	209.7152	ms

a. Tc is the clock period.

The following table shows a variety of configurations for a 32-bit free-running timer using the prescaler while configured in 32/64-bit mode. All values assume an 80-MHz clock with Tc=12.5 ns (clock period).

Table 11-5. 32-Bit Timer (configured in 32/64-bit mode) With Prescaler Configurations

Prescale (16-bit value)	# of Timer Clocks (Tc) <sup>a</sup>	Max Time	Units
0x0000	1	53.687	s
0x0001	2	107.374	s
0x0002	3	214.748	s
0xFFFD	65534	0.879	10 <sup>6</sup> s
0xFFFE	65535	1.759	10 <sup>6</sup> s
0xFFFF	65536	3.518	10 <sup>6</sup> s

a. Tc is the clock period.

#### 11.3.2.2 Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the Timer A and Timer B registers are configured as an up-counter. When RTC mode is selected for the first time after reset, the counter is loaded with a value of 0x1. All subsequent load values must be written to the **GPTM Timer n Interval Load (GPTMTnILR)** registers (see page 754).

The input clock on a CCP0 input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1-Hz rate and is passed along to the input of the counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x1. When the current count value matches the preloaded value in the **GPTMTnMATCHR** registers, the GPTM asserts the RTCRIS bit in **GPTMRIS** and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When the timer value reaches the terminal count, the timer rolls over and continues counting up from 0x0. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

When using a 32/64-bit wide timer block in a RTC mode, certain registers must be accessed in the manner described in "Accessing Concatenated 32/64-Bit Wide GPTM Register Values" on page 719.

The value of the RTC predivider can be read in the **GPTM RTC Predivide (GPTMRTCPD)** register. To ensure that the RTC value is coherent, software should follow the process detailed in Figure 11-2 on page 712.




Figure 11-2. Reading the RTC Value

In addition to generating interrupts, a  $\mu$ DMA trigger can be generated. The  $\mu$ DMA trigger is enabled by configuring and enabling the appropriate  $\mu$ DMA channel. See "Channel Configuration" on page 586.

If the TASTALL bit in the **GPTMCTL** register is set, the timer does not freeze when the processor is halted by the debugger if the RTCEN bit is set in **GPTMCTL**.

#### 11.3.2.3 Input Edge-Count Mode

712

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Count mode, the timer is configured as a 24-bit or 48-bit up- or down-counter including the optional prescaler with the upper count value stored in the **GPTM Timer n Prescale (GPTMTnPR)** register and the lower bits in the **GPTMTnR** register. In this mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge-Count mode, the TnCMR bit of the **GPTMTnMR** register must be cleared. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization in down-count mode, the **GPTMTnMATCHR** and **GPTMTnPMR** registers are configured so that the difference

Texts instruments-A livence Information

between the value in the **GPTMTnILR** and **GPTMTnPR** registers and the **GPTMTnMATCHR** and **GPTMTnPMR** registers equals the number of edge events that must be counted. In up-count mode, the timer counts from 0x0 to the value in the **GPTMTnMATCHR** and **GPTMTnPMR** registers.

When software writes the TnEN bit in the GPTM Control (GPTMCTL) register, the timer is enabled for event capture. Each input event on the CCP pin decrements or increments the counter by 1 until the event count matches GPTMTnMATCHR and GPTMTnPMR. When the counts match, the GPTM asserts the CnMRIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register, and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register. If the capture mode match interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register, the GPTM also sets the CnMMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register.

In addition to generating interrupts, an ADC and/or a  $\mu$ DMA trigger can be generated. The ADC trigger is enabled by setting the <code>TnOTE</code> bit in **GPTMCTL**. The  $\mu$ DMA trigger is enabled by configuring and enabling the appropriate  $\mu$ DMA channel. See "Channel Configuration" on page 586.

After the match value is reached in down-count mode, the counter is then reloaded using the value in **GPTMTnILR** and **GPTMTnPR** registers, and stopped because the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software. In up-count mode, the timer is reloaded with 0x0 and continues counting.

Figure 11-3 on page 713 shows how Input Edge-Count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted because the timer automatically clears the  ${\tt TnEN}$  bit after the current count matches the value in the **GPTMTnMATCHR** register.




Figure 11-3. Input Edge-Count Mode Example, Counting Down

#### 11.3.2.4 Input Edge-Time Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low

for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Time mode, the timer is configured as a 24-bit or 48-bit up- or down-counter including the optional prescaler with the upper timer value stored in the **GPTMTnPR**) register and the lower bits in the **GPTMTnILR** register. In this mode, the timer is initialized to the value loaded in the **GPTMTnILR** and **GPTMTnPR** registers when counting down and 0x0 when counting up. The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge-Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

When software writes the Tnen bit in the GPTMCTL register, the timer is enabled for event capture. When the selected input event is detected, the current timer counter value is captured in the GPTMTnR and GPTMTnPS registers and is available to be read by the microcontroller. The GPTM then asserts the Cneris bit in the GPTM Raw Interrupt Status (GPTMRIS) register, and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register. If the capture mode event interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register, the GPTM also sets the Cnemis bit in the GPTM Masked Interrupt Status (GPTMMIS) register. The GPTMTnV and the GPTMTnPV contain the free-running value of the timer and can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

In addition to generating interrupts, an ADC and/or a  $\mu$ DMA trigger can be generated. The ADC trigger is enabled by setting the ThOTE bit in **GPTMCTL**. The  $\mu$ DMA trigger is enabled by configuring and enabling the appropriate  $\mu$ DMA channel. See "Channel Configuration" on page 586.

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the timeout value, it is reloaded with 0x0 in up-count mode and the value from the **GPTMTnILR** and **GPTMTnPR** registers in down-count mode.

Figure 11-4 on page 715 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** and **GPTMTnPS** registers, and is held there until another rising edge is detected (at which point the new count value is loaded into the **GPTMTnR** and **GPTMTnPS** registers).




Figure 11-4. 16-Bit Input Edge-Time Mode Example

#### 11.3.2.5 PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a 24-bit or 48-bit down-counter with a start value (and thus period) defined by the **GPTMTnILR** and **GPTMTnPR** registers. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x1 or 0x2.

When software writes the TnEN bit in the GPTMCTL register, the counter begins counting down until it reaches the 0x0 state. Alternatively, if the TnWOT bit is set in the GPTMTnMR register, once the TnEN bit is set, the timer waits for a trigger to begin counting (see "Wait-for-Trigger Mode" on page 717). On the next counter cycle in periodic mode, the counter reloads its start value from the GPTMTnlLR and GPTMTnPR registers and continues counting until disabled by software clearing the TnEN bit in the GPTMCTL register. The timer is capable of generating interrupts based on three types of events: rising edge, falling edge, or both. The event is configured by the TnEVENT field of the GPTMCTL register, and the interrupt is enabled by setting the TnPWMIE bit in the GPTMTnMR register. When the event occurs, the CnERIS bit is set in the GPTM Raw Interrupt Status (GPTMRIS) register, and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register . If the capture mode event interrupt is enabled in the GPTM Interrupt Mask (GPTMIMR) register , the GPTM also sets the CnEMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register. Note that the interrupt status bits are not updated unless the TnPWMIE bit is set.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** and **GPTMTnPR** registers (its start state), and is deasserted when the counter value equals the value in the **GPTMTnMATCHR** and **GPTMTnPMR** registers. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 11-5 on page 716 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMTnILR**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.




Figure 11-5. 16-Bit PWM Mode Example

When synchronizing the timers using the **GPTMSYNC** register, the timer must be properly configured to avoid glitches on the CCP outputs. Both the PLO and the MRSU bits must be set in the **GPTMTnMR** register. Figure 11-6 on page 716 shows how the CCP output operates when the PLO and MRSU bits are set and the **GPTMTnMATCHR** value is greater than the **GPTMTnILR** value.




Figure 11-6. CCP Output, GPTMTnMATCHR > GPTMTnILR

Figure 11-7 on page 717 shows how the CCP output operates when the PLO and MRSU bits are set and the **GPTMTnMATCHR** value is the same as the **GPTMTnILR** value.




Figure 11-7. CCP Output, GPTMTnMATCHR = GPTMTnlLR

Figure 11-8 on page 717 shows how the CCP output operates when the PLO and MRSU bits are set and the **GPTMTnILR** is greater than the **GPTMTnMATCHR** value.





Figure 11-8. CCP Output, GPTMTnlLR > GPTMTnMATCHR

# 11.3.3 Wait-for-Trigger Mode

The Wait-for-Trigger mode allows daisy chaining of the timer modules such that once configured, a single timer can initiate mulitple timing events using the Timer triggers. Wait-for-Trigger mode is enabled by setting the TnWOT bit in the **GPTMTnMR** register. When the TnWOT bit is set, Timer N+1 does not begin counting until the timer in the previous position in the daisy chain (Timer N) reaches its time-out event. The daisy chain is configured such that GPTM1 always follows GPTM0, GPTM2 follows GPTM1, and so on. If Timer A is configured as a 32-bit (16/32-bit mode) or 64-bit (32/64-bit wide mode) timer (controlled by the GPTMCFG field in the **GPTMCFG** register), it triggers Timer A in the next module. If Timer A is configured as a 16-bit (16/32-bit mode) or 32-bit (32/64-bit wide mode) timer, it triggers Timer B in the same module, and Timer B triggers Timer A in the next module. Care must be taken that the TAWOT bit is never set in GPTM0. Figure 11-9 on page 718 shows how

the GPTMCFG bit affects the daisy chain. This function is valid for one-shot, periodic, and PWM modes.

Figure 11-9. Timer Daisy Chain



### 11.3.4 Synchronizing GP Timer Blocks

The **GPTM Synchronizer Control (GPTMSYNC)** register in the GPTM0 block can be used to synchronize selected Timers to begin counting at the same time. Setting a bit in the **GPTMSYNC** register causes the associated Timer to perform the actions of a timeout event. An interrupt is not generated when the Timers are synchronized. If a timer is being used in concatenated mode, only the bit for Timer A must be set in the **GPTMSYNC** register.

Table 11-6 on page 718 shows the actions for the timeout event performed when the timers are synchronized in the various timer modes.

**Table 11-6. Timeout Actions for GPTM Modes** 

Mode	Count Dir	Time Out Action	
32- and 64-bit One-Shot (concatenated timers)	_	N/A	
32- and 64-bit Periodic	Down	Count value = ILR	
(concatenated timers)	Up	Count value = 0	
32- and 64-bit RTC (concatenated timers)	Up	Count value = 0	
16- and 32- bit One Shot (individual/split timers)	_	N/A	
16- and 32- bit Periodic	Down	Count value = ILR	
(individual/split timers)	Up	Count value = 0	
16- and 32- bit	Down	Count value = ILR	
Edge-Count (individual/split timers)	Up	Count value = 0	
16- and 32bit Edge-Time	Down	Count value = ILR	
(individual/split timers)	Up	Count value = 0	
16- and 32-bit PWM	Down	Count value = ILR	

# 11.3.5 DMA Operation

The timers each have a dedicated µDMA channel and can provide a request signal to the µDMA controller. The request is a burst type and occurs whenever a timer raw interrupt condition occurs.

The arbitration size of the  $\mu$ DMA transfer should be set to the amount of data that should be transferred whenever a timer event occurs.

For example, to transfer 256 items, 8 items at a time every 10 ms, configure a timer to generate a periodic timeout at 10 ms. Configure the  $\mu$ DMA transfer for a total of 256 items, with a burst size of 8 items. Each time the timer times out, the  $\mu$ DMA controller transfers 8 items, until all 256 items have been transferred.

No other special steps are needed to enable Timers for  $\mu$ DMA operation. Refer to "Micro Direct Memory Access ( $\mu$ DMA)" on page 582 for more details about programming the  $\mu$ DMA controller.

### 11.3.6 Accessing Concatenated 16/32-Bit GPTM Register Values

The GPTM is placed into concatenated mode by writing a 0x0 or a 0x1 to the GPTMCFG bit field in the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain 16/32-bit GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM Timer A Interval Load (GPTMTAILR) register [15:0], see page 754
- GPTM Timer B Interval Load (GPTMTBILR) register [15:0], see page 755
- **GPTM Timer A (GPTMTAR)** register [15:0], see page 762
- **GPTM Timer B (GPTMTBR)** register [15:0], see page 763
- GPTM Timer A Value (GPTMTAV) register [15:0], see page 764
- GPTM Timer B Value (GPTMTBV) register [15:0], see page 765
- GPTM Timer A Match (GPTMTAMATCHR) register [15:0], see page 756
- **GPTM Timer B Match (GPTMTBMATCHR)** register [15:0], see page 757

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a 32-bit read access to **GPTMTAR** returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

A 32-bit read access to **GPTMTAV** returns the value:

```
GPTMTBV[15:0]:GPTMTAV[15:0]
```

### 11.3.7 Accessing Concatenated 32/64-Bit Wide GPTM Register Values

On the 32/64-bit Wide GPTM blocks, concatenated register values (64-bits and 48-bits) are not readily available as the bit width for these accesses is greater than the bus width of the processor core. In the concatenated timer modes and the individual timer modes when using the prescaler, software must perform atomic accesses for the value to be coherent. When reading timer values that are greater than 32 bits, software should follow these steps:

- 1. Read the appropriate Timer B register or prescaler register.
- 2. Read the corresponding Timer A register.

- 3. Re-read the Timer B register or prescaler register.
- **4.** Compare the Timer B or prescaler values from the first and second reads. If they are the same, the timer value is coherent. If they are not the same, repeat steps 1-4 once more so that they are the same.

The following pseudo code illustrates this process:

```
high = timer_high;
low = timer_low;
if (high != timer_high); //low overflowed into high
{
    high = timer_high;
    low = timer_low;
}
```

The registers that must be read in this manner are shown below:

- 64-bit reads
  - GPTMTAV and GPTMTBV
  - GPTMTAR and GPTMTBR
- 48-bit reads
  - GPTMTAR and GPTMTAPS
  - GPTMTBR and GPTMTBPS
  - GPTMTAV and GPTMTAPV
  - GPTMTBV and GPTMTBPV

Similarly, write accesses must also be performed by writing the upper bits prior to writing the lower bits as follows:

- 1. Write the appropriate Timer B register or prescaler register.
- **2.** Write the corresponding Timer A register.

The registers that must be written in this manner are shown below:

- 64-bit writes
  - GPTMTAV and GPTMTBV
  - GPTMTAMATCHR and GPTMTBMATCHR
  - GPTMTAILR and GPTMTBILR

- 48-bit writes
  - GPTMTAV and GPTMTAPV
  - GPTMTBV and GPTMTBPV
  - GPTMTAMATCHR and GPTMTAPMR
  - GPTMTBMATCHR and GPTMTBPMR
  - GPTMTAILR and GPTMTAPR
  - GPTMTBILR and GPTMTBPR

When writing a 64-bit value, If there are two consecutive writes to any of the registers listed above under the "64-bit writes" heading, whether the register is in Timer A or Timer B, or if a register Timer A is written prior to writing the corresponding register in Timer B, then an error is reported using the WUERIS bit in the **GPTMRIS** register. This error can be promoted to interrupt if it is not masked. Note that this error is not reported for the prescaler registers because use of the prescaler is optional. As a result, programmers must take care to follow the protocol outlined above.

### 11.4 Initialization and Configuration

To use a GPTM, the appropriate TIMERn bit must be set in the **RCGCTIMER** or **RCGCWTIMER** register (see page 373 and page 391). If using any CCP pins, the clock to the appropriate GPIO module must be enabled via the **RCGCGPIO** register (see page 375). To find out which GPIO port to enable, refer to Table 21-4 on page 1177. Configure the PMCn fields in the **GPIOPCTL** register to assign the CCP signals to the appropriate pins (see page 687 and Table 21-5 on page 1183).

This section shows module initialization and configuration examples for each of the supported timer modes.

### 11.4.1 One-Shot/Periodic Timer Mode

The GPTM is configured for One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0000.
- 3. Configure the TnMR field in the GPTM Timer n Mode Register (GPTMTnMR):
  - **a.** Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- **4.** Optionally configure the TnSNAPS, TnWOT, TnMTE, and TnCDIR bits in the **GPTMTnMR** register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- 5. Load the start value into the GPTM Timer n Interval Load Register (GPTMTnILR).
- **6.** If interrupts are required, set the appropriate bits in the **GPTM Interrupt Mask Register (GPTMIMR)**.

- 7. Set the TnEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 8. Poll the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the appropriate bit of the **GPTM Interrupt Clear Register (GPTMICR)**.

If the TnMIE bit in the **GPTMTnMR** register is set, the RTCRIS bit in the **GPTMRIS** register is set, and the timer continues counting. In One-Shot mode, the timer stops counting after the time-out event. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode reloads the timer and continues counting after the time-out event.

### 11.4.2 Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0000.0001.
- 3. Write the match value to the GPTM Timer n Match Register (GPTMTnMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as needed.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTnMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

### 11.4.3 Input Edge-Count Mode

A timer is configured to Input Edge-Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- **4.** Configure the type of event(s) that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. Load the event count into the GPTM Timer n Match (GPTMTnMATCHR) register.
- 8. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- **9.** Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.



10. Poll the CnMRIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the **GPTM** Interrupt Clear (GPTMICR) register.

When counting down in Input Edge-Count Mode, the timer stops after the programmed number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 722 through step 9 on page 723.

### 11.4.4 Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- **4.** Configure the type of event that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. If interrupts are required, set the Cneim bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the Then bit in the **GPTM Control (GPTMCTL)** register to enable the timer and start counting.
- 9. Poll the Cners bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timer n (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 11.4.5 PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x0000.0004.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- **4.** Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the **GPTM Control (GPTMCTL)** register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).

- 6. If PWM interrupts are used, configure the interrupt condition in the Tnevent field in the GPTMCTL register and enable the interrupts by setting the TnPWMIE bit in the GPTMTnMR register.
- 7. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 8. Load the GPTM Timer n Match (GPTMTnMATCHR) register with the match value.
- 9. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

# 11.5 Register Map

Table 11-7 on page 724 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- 16/32-bit Timer 0: 0x4003.0000
- 16/32-bit Timer 1: 0x4003.1000
- 16/32-bit Timer 2: 0x4003.2000
- 16/32-bit Timer 3: 0x4003.3000
- 16/32-bit Timer 4: 0x4003.4000
- 16/32-bit Timer 5: 0x4003.5000
- 32/64-bit Wide Timer 0: 0x4003.6000
- **32/64-bit Wide Timer 1: 0x4003.7000**
- 32/64-bit Wide Timer 2: 0x4004.C000
- 32/64-bit Wide Timer 3: 0x4004.D000
- 32/64-bit Wide Timer 4: 0x4004.E000
- 32/64-bit Wide Timer 5: 0x4004.F000

The SIZE field in the **GPTM Peripheral Properties (GPTMPP)** register identifies whether a module has a 16/32-bit or 32/64-bit wide timer.

Note that the GP Timer module clock must be enabled before the registers can be programmed (see page 373 or page 391). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

Table 11-7. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	726
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM Timer A Mode	728
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM Timer B Mode	732
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	736
0x010	GPTMSYNC	R/W	0x0000.0000	GPTM Synchronize	739
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	743
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	746

Table 11-7. Timers Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	749
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	752
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM Timer A Interval Load	754
0x02C	GPTMTBILR	R/W	-	GPTM Timer B Interval Load	755
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM Timer A Match	756
0x034	GPTMTBMATCHR	R/W	-	GPTM Timer B Match	757
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM Timer A Prescale	758
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM Timer B Prescale	759
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	760
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	761
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM Timer A	762
0x04C	GPTMTBR	RO	-	GPTM Timer B	763
0x050	GPTMTAV	RW	0xFFFF.FFFF	GPTM Timer A Value	764
0x054	GPTMTBV	RW	-	GPTM Timer B Value	765
0x058	GPTMRTCPD	RO	0x0000.7FFF	GPTM RTC Predivide	766
0x05C	GPTMTAPS	RO	0x0000.0000	GPTM Timer A Prescale Snapshot	767
0x060	GPTMTBPS	RO	0x0000.0000	GPTM Timer B Prescale Snapshot	768
0x064	GPTMTAPV	RO	0x0000.0000	GPTM Timer A Prescale Value	769
0x068	GPTMTBPV	RO	0x0000.0000	GPTM Timer B Prescale Value	770
0xFC0	GPTMPP	RO	0x0000.0000	GPTM Peripheral Properties	771

# 11.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

# Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 64-bit mode (concatenated timers) or in 16- or 32-bit mode (individual, split timers).

Important: Bits in this register should only be changed when the TAEN and TBEN bits in the **GPTMCTL** register are cleared.


#### GPTM Configuration (GPTMCFG)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000

32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description 31:3 reserved RO 0x0000.000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	on
2:0	GPTMCFG	R/W	0x0	GPTM Co	onfiguration
				The GPTN	MCFG values are defined as follows:
				Value	Description
				0x0	For a 16/32-bit timer, this value selects the 32-bit timer configuration.
					For a 32/64-bit wide timer, this value selects the 64-bit timer configuration.
				0x1	For a 16/32-bit timer, this value selects the 32-bit real-time clock (RTC) counter configuration.
					For a 32/64-bit wide timer, this value selects the 64-bit real-time clock (RTC) counter configuration.
				0x2-0x3	Reserved
				0x4	For a 16/32-bit timer, this value selects the 16-bit timer configuration.
					For a 32/64-bit wide timer, this value selects the 32-bit timer configuration.
					The function is controlled by bits 1:0 of <b>GPTMTAMR</b> and <b>GPTMTBMR</b> .
				0x5-0x7	Reserved

### Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TAAMS bit, clear the TACMR bit, and configure the TAMR field to 0x1 or 0x2.


This register controls the modes for Timer A when it is used individually. When Timer A and Timer B are concatenated, this register controls the modes for both Timer A and Timer B, and the contents of **GPTMTBMR** are ignored.

**Important:** Bits in this register should only be changed when the TAEN bit in the **GPTMCTL** register is cleared.

#### GPTM Timer A Mode (GPTMTAMR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4004.0000
32/64-bit Wide Timer 2 base: 0x4004.0000
32/64-bit Wide Timer 3 base: 0x4004.0000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TAPLO	R/W	0	GPTM Timer A PWM Legacy Operation

Value Description

0 Legacy operation with CCP pin cleared to 0 on timeout.

1 CCP is set to 1 on timeout..

This bit is only valid in PWM mode.



Bit/Field	Name	Туре	Reset	Description
10	TAMRSU	R/W	0	GPTM Timer A Match Register Update
				Value Description
				Update the GPTMTAMATCHR register and the GPTMTAPR register, if used, on the next cycle.
				1 Update the GPTMTAMATCHR register and the GPTMTAPR register, if used, on the next timeout.
				If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAMATCHR and GPTMTAPR are updated when the timer is enabled. If the timer is stalled (TASTALL is set), GPTMTAMATCHR and GPTMTAPR are updated according to the configuration of this bit.
9	TAPWMIE	R/W	0	GPTM Timer A PWM Interrupt Enable
				This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output, as defined by the TAEVENT field in the ${\bf GPTMCTL}$ register.
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
				This bit is only valid in PWM mode.
8	TAILD	R/W	0	GPTM Timer A Interval Load Write
				Value Description
				Update the GPTMTAR register with the value in the GPTMTAILR register on the next cycle. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next cycle.
				1 Update the GPTMTAR register with the value in the GPTMTAILR register on the next timeout. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next timeout.
				Note the state of this bit has no effect when counting up.
				If the timer is disabled (TAEN is clear) when this bit is set, <b>GPTMTAR</b> and <b>GPTMTAPS</b> are updated when the timer is enabled. If the timer is stalled (TASTALL is set), <b>GPTMTAR</b> and <b>GPTMTAPS</b> are updated according to the configuration of this bit.
7	TASNAPS	R/W	0	GPTM Timer A Snap-Shot Mode
				Value Description
				0 Snap-shot mode is disabled.
				If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the <b>GPTM Timer A (GPTMTAR)</b> register. If the timer prescaler is used, the prescaler snapshot is loaded into the <b>GPTM Timer A (GPTMTAPR)</b> .

Bit/Field	Name	Туре	Reset	Description
6	TAWOT	R/W	0	GPTM Timer A Wait-on-Trigger
				Value Description
				O Timer A begins counting as soon as it is enabled.
				If Timer A is enabled (TAEN is set in the <b>GPTMCTL</b> register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain, see Figure 11-9 on page 718. This function is valid for one-shot, periodic, and PWM modes.
				This bit must be clear for GP Timer Module 0, Timer A.
5	TAMIE	R/W	0	GPTM Timer A Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.
4	TACDIR	R/W	0	GPTM Timer A Count Direction
				Value Description
				0 The timer counts down.
				1 The timer counts up. When counting up, the timer starts from a value of 0x0.
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TAAMS	R/W	0	GPTM Timer A Alternate Mode Select
				The TAAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TACMR bit and configure the TAMR field to 0x1 or 0x2.
2	TACMR	R/W	0	GPTM Timer A Capture Mode
				The TACMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM Timer A Mode The TAMR values are defined as follows:
				Value Description

0x0 Reserved One-Shot Timer mode 0x1 Periodic Timer mode

0x3 Capture mode

The Timer mode is based on the timer configuration defined by bits 2:0 in the  $\mbox{\bf GPTMCFG}$  register.

### Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in PWM mode, set the TBAMS bit, clear the TBCMR bit, and configure the TBMR field to 0x1 or 0x2.

This register controls the modes for Timer B when it is used individually. When Timer A and Timer B are concatenated, this register is ignored and **GPTMTBMR** controls the modes for both Timer A and Timer B.


**Important:** Bits in this register should only be changed when the TBEN bit in the **GPTMCTL** register is cleared.

#### GPTM Timer B Mode (GPTMTBMR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4004.0000
32/64-bit Wide Timer 2 base: 0x4004.0000
32/64-bit Wide Timer 3 base: 0x4004.0000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBPLO	R/W	0	GPTM Timer B PWM Legacy Operation

Value Description

0 Legacy operation with CCP pin cleared to 0 on timeout.

1 CCP is set to 1 on timeout..

This bit is only valid in PWM mode.

Bit/Field	Name	Туре	Reset	Description
10	TBMRSU	R/W	0	GPTM Timer B Match Register Update
				Value Description
				Update the GPTMTBMATCHR register and the GPTMTBPR register, if used, on the next cycle.
				1 Update the GPTMTBMATCHR register and the GPTMTBPR register, if used, on the next timeout.
				If the timer is disabled (TBEN is clear) when this bit is set, GPTMTBMATCHR and GPTMTBPR are updated when the timer is enabled. If the timer is stalled (TBSTALL is set), GPTMTBMATCHR and GPTMTBPR are updated according to the configuration of this bit.
9	TBPWMIE	R/W	0	GPTM Timer B PWM Interrupt Enable
				This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output as defined by the ${\tt TBEVENT}$ field in the ${\tt GPTMCTL}$ register.
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
				This bit is only valid in PWM mode.
8	TBILD	R/W	0	GPTM Timer B Interval Load Write
				Value Description
				Update the GPTMTBR register with the value in the GPTMTBILR register on the next cycle. If the prescaler is used, update the GPTMTBPS register with the value in the GPTMTBPR register on the next cycle.
				Update the GPTMTBR register with the value in the GPTMTBILR register on the next timeout. If the prescaler is used, update the GPTMTBPS register with the value in the GPTMTBPR register on the next timeout.
				Note the state of this bit has no effect when counting up.
				If the timer is disabled (TBEN is clear) when this bit is set, <b>GPTMTBR</b> and <b>GPTMTBPS</b> are updated when the timer is enabled. If the timer is stalled (TBSTALL is set), <b>GPTMTBR</b> and <b>GPTMTBPS</b> are updated according to the configuration of this bit.
7	TBSNAPS	R/W	0	GPTM Timer B Snap-Shot Mode
				Value Description
				0 Snap-shot mode is disabled.
				If Timer B is configured in the periodic mode, the actual free-running value of Timer B is loaded at the time-out event into the <b>GPTM Timer B (GPTMTBR)</b> register. If the timer prescaler is used, the prescaler snapshot is loaded into the <b>GPTM Timer B (GPTMTBPR)</b> .

Bit/Field	Name	Туре	Reset	Description
6	TBWOT	R/W	0	GPTM Timer B Wait-on-Trigger
				Value Description
				O Timer B begins counting as soon as it is enabled.
				If Timer B is enabled (TBEN is set in the <b>GPTMCTL</b> register), Timer B does not begin counting until it receives an it receives a trigger from the timer in the previous position in the daisy chain, see Figure 11-9 on page 718. This function is valid for one-shot, periodic, and PWM modes.
5	TBMIE	R/W	0	GPTM Timer B Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes.
4	TBCDIR	R/W	0	GPTM Timer B Count Direction
				Value Description
				0 The timer counts down.
				1 The timer counts up. When counting up, the timer starts from a value of 0x0.
				When in PWM or RTC mode, the status of this bit is ignored. PWM mode always counts down and RTC mode always counts up.
3	TBAMS	R/W	0	GPTM Timer B Alternate Mode Select
				The TBAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TBCMR bit and configure the TBMR field to 0x1 or 0x2.
2	TBCMR	R/W	0	GPTM Timer B Capture Mode
_	3	- 2 • •	•	The TBCMR values are defined as follows:
				Value Description
				Value Description 0 Edge-Count mode
				1 Edge-Time mode

Bit/Field	Name	Type	Reset	Description
1:0	TBMR	R/W	0x0	GPTM Timer B Mode The TBMR values are defined as follows:

Value Description 0x0 Reserved

0x1 One-Shot Timer mode0x2 Periodic Timer mode0x3 Capture mode

The timer mode is based on the timer configuration defined by bits 2:0 in the  $\mbox{\bf GPTMCFG}$  register.

### Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

**Important:** Bits in this register should only be changed when the TnEN bit for the respective timer is cleared.


#### GPTM Control (GPTMCTL)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.D000

32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x00C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	TBPWML	R/W	0	GPTM Timer B PWM Output Level The TBPWML values are defined as follows:  Value Description 0 Output is unaffected. 1 Output is inverted.
13	ТВОТЕ	R/W	0	GPTM Timer B Output Trigger Enable The TBOTE values are defined as follows:

Value Description

- O The output Timer B ADC trigger is disabled.
- 1 The output Timer B ADC trigger is enabled.

In addition, the ADC must be enabled and the timer selected as a trigger source with the  ${\tt EMn}$  bit in the **ADCEMUX** register (see page 828).

Bit/Field	Name	Туре	Reset	Description
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	TBEVENT	R/W	0x0	GPTM Timer B Event Mode
				The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				O Timer B continues counting while the processor is halted by the debugger.
				1 Timer B freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the ${\tt TBSTALL}$ bit is ignored.
8	TBEN	R/W	0	GPTM Timer B Enable
				The TBEN values are defined as follows:
				Value Description
				0 Timer B is disabled.
				Timer B is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM Timer A PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.

Bit/Field	Name	Туре	Reset	Description
5	TAOTE	R/W	0	GPTM Timer A Output Trigger Enable The TAOTE values are defined as follows:
				Value Description  The output Timer A ADC trigger is disabled.  The output Timer A ADC trigger is enabled.
				In addition, the ADC must be enabled and the timer selected as a trigger source with the $\mathtt{EMn}$ bit in the <b>ADCEMUX</b> register (see page 828).
4	RTCEN	R/W	0	GPTM RTC Stall Enable The RTCEN values are defined as follows:
				<ul> <li>Value Description</li> <li>RTC counting freezes while the processor is halted by the debugger.</li> <li>RTC counting continues while the processor is halted by the debugger.</li> </ul>
				If the RTCEN bit is set, it prevents the timer from stalling in all operating modes, even if ${\tt TnSTALL}$ is set.
3:2	TAEVENT	R/W	0x0	GPTM Timer A Event Mode The TAEVENT values are defined as follows:
				Value Description  0x0 Positive edge  0x1 Negative edge  0x2 Reserved  0x3 Both edges
1	TASTALL	R/W	0	GPTM Timer A Stall Enable The TASTALL values are defined as follows:
				<ul> <li>Value Description</li> <li>Timer A continues counting while the processor is halted by the debugger.</li> <li>Timer A freezes counting while the processor is halted by the debugger.</li> </ul>
				If the processor is executing normally, the ${\tt TASTALL}$ bit is ignored.
0	TAEN	R/W	0	GPTM Timer A Enable The TAEN values are defined as follows:
				Value Description
				<ul> <li>Timer A is disabled.</li> <li>Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.</li> </ul>

# Register 5: GPTM Synchronize (GPTMSYNC), offset 0x010

Note: This register is only implemented on GPTM Module 0 only.

This register allows software to synchronize a number of timers.

#### GPTM Synchronize (GPTMSYNC)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x010

Type R/W, reset 0x0000.0000

September 05, 2011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		'	rese	rved				SYNO	CWT5	SYNO	CWT4	SYNO	CWT3	SYNC	CWT2
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SYNC	CWT1	SYNO	CWT0	SYN	CT5	SYN	I ICT4	SYN	ICT3	SYN	I ICT2	SYN	CT1	SYN	СТ0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:22	SYNCWT5	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 5

The SYNCWT5 values are defined as follows:

Timer 5 is triggered.

Value Description
0x0 GPTM 32/64-Bit Timer 5 is not affected.
0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 5 is triggered.
0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 5 is triggered.
0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit

739

Bit/Field	Name	Туре	Reset	Description
21:20	SYNCWT4	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 4 The SYNCWT4 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 4 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 4 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 4 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 4 is triggered.
19:18	SYNCWT3	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 3
				The SYNCWT3 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 3 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 3 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 3 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 3 is triggered.
17:16	SYNCWT2	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 2
				The SYNCWT2 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 2 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 2 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 2 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 2 is triggered.
15:14	SYNCWT1	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 1
				The SYNCWT1 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 1 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 1 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 1 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 1 is triggered.

Bit/Field	Name	Туре	Reset	Description
13:12	SYNCWT0	R/W	0x0	Synchronize GPTM 32/64-Bit Timer 0
				The SYNCWT0 values are defined as follows:
				Value Description
				0x0 GPTM 32/64-Bit Timer 0 is not affected.
				0x1 A timeout event for Timer A of GPTM 32/64-Bit Timer 0 is triggered.
				0x2 A timeout event for Timer B of GPTM 32/64-Bit Timer 0 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 32/64-Bit Timer 0 is triggered.
11:10	SYNCT5	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 5
				The SYNCT5 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 5 is not affected.
				Ox1 A timeout event for Timer A of GPTM 16/32-Bit Timer 5 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 5 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 5 is triggered.
9:8	SYNCT4	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 4
				The SYNCT4 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 4 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 4 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 4 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 4 is triggered.
7:6	SYNCT3	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 3
				The SYNCT3 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 3 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 3 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 3 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 3 is triggered.

Bit/Field	Name	Туре	Reset	Description
5:4	SYNCT2	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 2
				The SYNCT2 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 2 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 2 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 2 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 2 is triggered.
3:2	SYNCT1	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 1
				The SYNCT1 values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 1 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 1 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 1 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 1 is triggered.
1:0	SYNCT0	R/W	0x0	Synchronize GPTM 16/32-Bit Timer 0
				The SYNCTO values are defined as follows:
				Value Description
				0x0 GPTM 16/32-Bit Timer 0 is not affected.
				0x1 A timeout event for Timer A of GPTM 16/32-Bit Timer 0 is triggered.
				0x2 A timeout event for Timer B of GPTM 16/32-Bit Timer 0 is triggered.
				0x3 A timeout event for both Timer A and Timer B of GPTM 16/32-Bit Timer 0 is triggered.

# Register 6: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Setting a bit enables the corresponding interrupt, while clearing a bit disables it.

#### GPTM Interrupt Mask (GPTMIMR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x018
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1	1			reserved	1							WUEIM	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		rese	erved	1	ТВМІМ	CBEIM	СВМІМ	ТВТОІМ		reserved		TAMIM	RTCIM	CAEIM	CAMIM	TATOIM	
Type	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	WUEIM	R/W	0	32/64-Bit Wide GPTM Write Update Error Interrupt Mask
				The WUEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMIM	R/W	0	GPTM Timer B Match Interrupt Mask The TBMIM values are defined as follows:

Value Description

0 Interrupt is disabled.

Interrupt is enabled.

Bit/Field	Name	Туре	Reset	Description
10	СВЕІМ	R/W	0	GPTM Timer B Capture Mode Event Interrupt Mask The CBEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
9	СВМІМ	R/W	0	GPTM Timer B Capture Mode Match Interrupt Mask
				The CBMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
8	TBTOIM	R/W	0	GPTM Timer B Time-Out Interrupt Mask
				The TBTOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMIM	R/W	0	GPTM Timer A Match Interrupt Mask
				The TAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM Timer A Capture Mode Event Interrupt Mask
				The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

Bit/Field	Name	Туре	Reset	Description
1	CAMIM	R/W	0	GPTM Timer A Capture Mode Match Interrupt Mask The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	TATOIM	R/W	0	GPTM Timer A Time-Out Interrupt Mask
				The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

# Register 7: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C


This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

### GPTM Raw Interrupt Status (GPTMRIS)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.0000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x01C

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	WUERIS	R/W	0	32/64-Bit Wide GPTM Write Update Error Raw Interrupt Status
				Value Description
				Either a Timer A register or a Timer B register was written twice in a row or a Timer A register was written before the corresponding Timer B register was written.
				0 No error.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMRIS	RO	0	GPTM Timer B Match Raw Interrupt

#### Value Description

- 1 The TBMIE bit is set in the GPTMTBMR register, and the match values in the GPTMTBMATCHR and (optionally) GPTMTBPMR registers have been reached when configured in one-shot or periodic mode.
- 0 The match value has not been reached.

This bit is cleared by writing a 1 to the  ${\tt TBMCINT}$  bit in the  ${\bf GPTMICR}$  register.



Bit/Field	Name	Type	Reset	Description			
10	CBERIS	RO	0	GPTM Timer B Capture Mode Event Raw Interrupt			
				Value Description			
				A capture mode event has occurred for Timer B. This interrupt asserts when the subtimer is configured in Input Edge-Time mode or when configured in PWM mode with the PWM interrupt enabled by setting the TBPWMIE bit in the <b>GPTMTBMR</b> .			
				O The capture mode event for Timer B has not occurred.			
				This bit is cleared by writing a 1 to the CBECINT bit in the <b>GPTMICR</b> register.			
9	CBMRIS	RO	0	GPTM Timer B Capture Mode Match Raw Interrupt			
				Value Description			
				The capture mode match has occurred for Timer B. This interrupt asserts when the values in the <b>GPTMTBR</b> and <b>GPTMTBPR</b> match the values in the <b>GPTMTBMATCHR</b> and <b>GPTMTBPMR</b> when configured in Input Edge-Time mode.			
				0 The capture mode match for Timer B has not occurred.			
				This bit is cleared by writing a 1 to the CBMCINT bit in the <b>GPTMICR</b> register.			
8	TBTORIS	RO	0	GPTM Timer B Time-Out Raw Interrupt			
				Value Description			
				Timer B has timed out. This interrupt is asserted when a one-shot or periodic mode timer reaches it's count limit (0 or the value loaded into GPTMTBILR, depending on the count direction).			
				0 Timer B has not timed out.			
				This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register.			
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
4	TAMRIS	RO	0	GPTM Timer A Match Raw Interrupt			
				Value Description			
				The TAMIE bit is set in the <b>GPTMTAMR</b> register, and the match value in the <b>GPTMTAMATCHR</b> and (optionally) <b>GPTMTAPMR</b> registers have been reached when configured in one-shot or periodic mode.			
				0 The match value has not been reached.			
				This bit is cleared by writing a 1 to the TAMCINT bit in the <b>GPTMICR</b>			

register.

Bit/Field	Name	Туре	Reset	Description
3	RTCRIS	RO	0	GPTM RTC Raw Interrupt
				Value Description  1 The RTC event has occurred.  0 The RTC event has not occurred.  This bit is cleared by writing a 1 to the RTCCINT bit in the GPTMICR register.
2	CAERIS	RO	0	GPTM Timer A Capture Mode Event Raw Interrupt
				Value Description  1 A capture mode event has occurred for Timer A. This interrupt asserts when the subtimer is configured in Input Edge-Time mode or when configured in PWM mode with the PWM interrupt enabled by setting the TAPWMIE bit in the GPTMTAMR.  0 The capture mode event for Timer A has not occurred.
				This bit is cleared by writing a 1 to the CAECINT bit in the <b>GPTMICR</b> register.
1	CAMRIS	RO	0	GPTM Timer A Capture Mode Match Raw Interrupt
				Value Description  1 A capture mode match has occurred for Timer A. This interrupt asserts when the values in the GPTMTAR and GPTMTAPR match the values in the GPTMTAMATCHR and GPTMTAPMR when configured in Input Edge-Time mode.
				0 The capture mode match for Timer A has not occurred.
				This bit is cleared by writing a 1 to the CAMCINT bit in the <b>GPTMICR</b> register.
0	TATORIS	RO	0	GPTM Timer A Time-Out Raw Interrupt
				Value Description
				Timer A has timed out. This interrupt is asserted when a one-shot or periodic mode timer reaches it's count limit (0 or the value loaded into GPTMTAILR, depending on the count direction).
				0 Timer A has not timed out.
				This bit is cleared by writing a 1 to the TATOCINT bit in the <b>GPTMICR</b>

This bit is cleared by writing a 1 to the  ${\tt TATOCINT}$  bit in the **GPTMICF** register.

### Register 8: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.


### GPTM Masked Interrupt Status (GPTMMIS)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.D000

32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description	
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	WUEMIS	R/W	0	32/64-Bit Wide GPTM Write Update Error Masked Interrupt Status	
				Value Description  1 An unmasked Write Update Error has occurred.  O An unmasked Write Update Error has not occurred.	
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
11	TBMMIS	RO	0	GPTM Timer B Match Masked Interrupt	

#### Value Description

- An unmasked Timer B Mode Match interrupt has occurred.
- 0 A Timer B Mode Match interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the  ${\tt TBMCINT}$  bit in the  ${\bf GPTMICR}$  register.

Bit/Field	Name	Туре	Reset	Description
10	CBEMIS	RO	0	GPTM Timer B Capture Mode Event Masked Interrupt
				Value Description
				<ol> <li>An unmasked Capture B event interrupt has occurred.</li> </ol>
				0 A Capture B event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CBECINT bit in the <b>GPTMICR</b> register.
9	CBMMIS	RO	0	GPTM Timer B Capture Mode Match Masked Interrupt
				Value Description
				<ol> <li>An unmasked Capture B Match interrupt has occurred.</li> </ol>
				O A Capture B Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CBMCINT bit in the <b>GPTMICR</b> register.
8	TBTOMIS	RO	0	GPTM Timer B Time-Out Masked Interrupt
				Value Description
				<ol> <li>An unmasked Timer B Time-Out interrupt has occurred.</li> </ol>
				0 A Timer B Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt TBTOCINT}$ bit in the ${\bf GPTMICR}$ register.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMMIS	RO	0	GPTM Timer A Match Masked Interrupt
				Value Description
				<ol> <li>An unmasked Timer A Mode Match interrupt has occurred.</li> </ol>
				0 A Timer A Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the ${\tt TAMCINT}$ bit in the $\mbox{\bf GPTMICR}$ register.
3	RTCMIS	RO	0	GPTM RTC Masked Interrupt
				Value Description
				<ol> <li>An unmasked RTC event interrupt has occurred.</li> </ol>
				0 An RTC event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RTCCINT bit in the <b>GPTMICR</b> register.

Bit/Field	Name	Туре	Reset	Description
2	CAEMIS	RO	0	GPTM Timer A Capture Mode Event Masked Interrupt
				Value Description
				<ol> <li>An unmasked Capture A event interrupt has occurred.</li> </ol>
				0 A Capture A event interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CAECINT bit in the <b>GPTMICR</b> register.
1	CAMMIS	RO	0	GPTM Timer A Capture Mode Match Masked Interrupt
				Value Description
				<ol> <li>An unmasked Capture A Match interrupt has occurred.</li> </ol>
				O A Capture A Mode Match interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the CAMCINT bit in the <b>GPTMICR</b> register.
0	TATOMIS	RO	0	GPTM Timer A Time-Out Masked Interrupt
				Value Description
				<ol> <li>An unmasked Timer A Time-Out interrupt has occurred.</li> </ol>
				0 A Timer A Time-Out interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TATOCINT bit in the <b>GPTMICR</b>

register.

# Register 9: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

### GPTM Interrupt Clear (GPTMICR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.D000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x024 Type W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						reserved		, ,		1	i I			WUECINT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		TBMCINT	CBECINT	CBMCINT	TBTOCINT		reserved		TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCINT
Туре	RO	RO	RO	RO	W1C	W1C	W1C	W1C	RO	RO	RO	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	WUECINT	R/W	0	32/64-Bit Wide GPTM Write Update Error Interrupt Clear
				Writing a 1 to this bit clears the WUERIS bit in the <b>GPTMRIS</b> register and the WUEMIS bit in the <b>GPTMMIS</b> register.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMCINT	W1C	0	GPTM Timer B Match Interrupt Clear
				Writing a 1 to this bit clears the TBMRIS bit in the <b>GPTMRIS</b> register and the TBMMIS bit in the <b>GPTMMIS</b> register.
10	CBECINT	W1C	0	GPTM Timer B Capture Mode Event Interrupt Clear
				Writing a 1 to this bit clears the CBERIS bit in the <b>GPTMRIS</b> register and the CBEMIS bit in the <b>GPTMMIS</b> register.
9	CBMCINT	W1C	0	GPTM Timer B Capture Mode Match Interrupt Clear
				Writing a 1 to this bit clears the CBMRIS bit in the <b>GPTMRIS</b> register and the CBMMIS bit in the <b>GPTMMIS</b> register.
8	TBTOCINT	W1C	0	GPTM Timer B Time-Out Interrupt Clear
				Writing a 1 to this bit clears the TBTORIS bit in the <b>GPTMRIS</b> register and the TBTOMIS bit in the <b>GPTMMIS</b> register.

Bit/Field	Name	Туре	Reset	Description
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMCINT	W1C	0	GPTM Timer A Match Interrupt Clear
				Writing a 1 to this bit clears the TAMRIS bit in the <b>GPTMRIS</b> register and the TAMMIS bit in the <b>GPTMMIS</b> register.
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear
				Writing a 1 to this bit clears the RTCRIS bit in the GPTMRIS register and the RTCMIS bit in the GPTMMIS register.
2	CAECINT	W1C	0	GPTM Timer A Capture Mode Event Interrupt Clear
				Writing a 1 to this bit clears the CAERIS bit in the <b>GPTMRIS</b> register and the CAEMIS bit in the <b>GPTMMIS</b> register.
1	CAMCINT	W1C	0	GPTM Timer A Capture Mode Match Interrupt Clear
				Writing a 1 to this bit clears the CAMRIS bit in the <b>GPTMRIS</b> register and the CAMMIS bit in the <b>GPTMMIS</b> register.
0	TATOCINT	W1C	0	GPTM Timer A Time-Out Raw Interrupt
				Writing a 1 to this bit clears the TATORIS bit in the GPTMRIS register and the TATOMIS bit in the GPTMMIS register.

### Register 10: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028

When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Interval Load (GPTMTBILR)** register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAILR** contains bits 31:0 of the 64-bit count and the **GPTM Timer B Interval Load (GPTMTBILR)** register contains bits 63:32.

#### GPTM Timer A Interval Load (GPTMTAILR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x028 Type R/W, reset 0xFFFF.FFF



Bit/Field	Name	Type	Reset	Description
31:0	TAILR	R/W	0xFFFF.FFFF	GPTM Timer A Interval Load Register

Writing this field loads the counter for Timer A. A read returns the current value of  $\mbox{\bf GPTMTAILR}.$ 

### Register 11: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C


When the timer is counting down, this register is used to load the starting count value into the timer. When the timer is counting up, this register sets the upper bound for the timeout event.

When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the GPTMTAILR register. Reads from this register return the current value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the load value. Bits 31:16 are reserved in both cases.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, GPTMTAILR contains bits 31:0 of the 64-bit count and the **GPTMTBILR** register contains bits 63:32.

#### GPTM Timer B Interval Load (GPTMTBILR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000 Offset 0x02C Type R/W, reset -



Bit/Field	Name	Type	Reset	Description
31:0	TBILR	R/W	0x0000.FFFF	GPTM Timer B Interval Load Register

(for 16/32-bit) 0xFFFF.FFFF (for 32/64-bit)

Writing this field loads the counter for Timer B. A read returns the current value of **GPTMTBILR**.

When a 16/32-bit GPTM is in 32-bit mode, writes are ignored, and reads return the current value of GPTMTBILR.

### Register 12: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.

In PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAMATCHR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Match (GPTMTBMATCHR)** register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBMATCHR**.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAMATCHR** contains bits 31:0 of the 64-bit match value and the **GPTM Timer B Match (GPTMTBMATCHR)** register contains bits 63:32.

#### GPTM Timer A Match (GPTMTAMATCHR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.0000
32/64-bit Wide Timer 3 base: 0x4004.0000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 4 base: 0x4004.F000
Offset 0x030

Type R/W, reset 0xFFFF.FFFF



Bit/Field	Name	Type	Reset	Description
31:0	TAMR	R/W	0xFFFF.FFFF	GPTM Timer A Match Register

This value is compared to the **GPTMTAR** register to determine match events.

#### Register 13: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode.

In Edge-Count mode, this register along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

In PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAMATCHR** register. Reads from this register return the current match value of Timer B and writes are ignored. In a 16-bit mode, bits 15:0 are used for the match value. Bits 31:16 are reserved in both cases.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAMATCHR** contains bits 31:0 of the 64-bit match value and the **GPTMTBMATCHR** register contains bits 63:32.

#### GPTM Timer B Match (GPTMTBMATCHR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x034 Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31:0	TBMR	R/W	0x0000.FFFF	GPTM Timer B Match Register

(for 16/32-bit) This value is compared to the **GPTMTBR** register to determine match events.

# Register 14: GPTM Timer A Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the timers when they are used individually. When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter. When acting as a true prescaler, the prescaler counts down to 0 before the value in the **GPTMTAR** and **GPTMTAV** registers are incremented. In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.

#### GPTM Timer A Prescale (GPTMTAPR)


16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Name

Offset 0x038

Bit/Field

Type R/W, reset 0x0000.0000



Reset

Type

31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TAPSRH	R/W	0x00	GPTM Timer A Prescale High Byte
				The register loads this value on a write. A read returns the current value of the register.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescaler.
				Refer to Table 11-4 on page 710 for more details and an example.
7:0	TAPSR	R/W	0x00	GPTM Timer A Prescale

Description

The register loads this value on a write. A read returns the current value of the register.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler.

Refer to Table 11-4 on page 710 for more details and an example.

# Register 15: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the timers when they are used individually. When in one-shot or periodic down count modes, this register acts as a true prescaler for the timer counter. When acting as a true prescaler, the prescaler counts down to 0 before the value in the **GPTMTBR** and **GPTMTBV** registers are incremented. In all other individual/split modes, this register is a linear extension of the upper range of the timer counter, holding bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.


#### GPTM Timer B Prescale (GPTMTBPR)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4004.000
32/64-bit Wide Timer 2 base: 0x4004.0000
32/64-bit Wide Timer 3 base: 0x4004.0000
32/64-bit Wide Timer 4 base: 0x4004.0000
32/64-bit Wide Timer 5 base: 0x4004.0000

Name

Offset 0x03C Type R/W, reset 0x0000.0000

Bit/Field



Reset

Type

31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TBPSRH	R/W	0x00	GPTM Timer B Prescale High Byte The register loads this value on a write. A read returns the current value
				of the register.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescaler.
				Refer to Table 11-4 on page 710 for more details and an example.
7:0	TBPSR	R/W	0x00	GPTM Timer B Prescale

Description

The register loads this value on a write. A read returns the current value of this register.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler.

Refer to Table 11-4 on page 710 for more details and an example.

### Register 16: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register allows software to extend the range of the **GPTMTAMATCHR** when the timers are used individually. This register holds bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Name

Type


Reset

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x040

Bit/Field

Type R/W, reset 0x0000.0000



				·
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TAPSMRH	R/W	0x00	GPTM Timer A Prescale Match High Byte  This value is used alongside <b>GPTMTAMATCHR</b> to detect timer match events while using a prescaler.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescale match value.
7:0	TAPSMR	R/W	0x00	GPTM TimerA Prescale Match

Description

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler match value. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler match value.

# Register 17: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register allows software to extend the range of the **GPTMTBMATCHR** when the timers are used individually. This register holds bits 23:16 in the 16-bit modes of the 16/32-bit GPTM and bits 47:32 in the 32-bit modes of the 32/64-bit Wide GPTM.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Name

Type


Reset

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.E000

Offset 0x044

Bit/Field

Type R/W, reset 0x0000.0000



		. )   -		
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	TBPSMRH	R/W	0x00	GPTM Timer B Prescale Match High Byte  This value is used alongside <b>GPTMTBMATCHR</b> to detect timer match events while using a prescaler.
				For the 16/32-bit GPTM, this field is reserved. For the 32/64-bit Wide GPTM, this field contains the upper 8-bits of the 16-bit prescale match value.
7:0	TBPSMR	R/W	0x00	GPTM TimerB Prescale Match

Description

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

For the 16/32-bit GPTM, this field contains the entire 8-bit prescaler match value. For the 32/64-bit Wide GPTM, this field contains the lower 8-bits of the 16-bit prescaler match value.

#### Register 18: GPTM Timer A (GPTMTAR), offset 0x048

This register shows the current value of the Timer A counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B (GPTMTBR)** register). In the16-bit Input Edge Count, Input Edge Time, and PWM modes, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler, which is the upper 8 bits of the count. Bits 31:24 always read as 0. To read the value of the prescaler in 16-bit One-Shot and Periodic modes, read bits [23:16] in the **GPTMTAV** register.


When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAR** contains bits 31:0 of the 64-bit timer value and the GPTM Timer B (GPTMTBR) register contains bits 63:32. In a 32-bit mode, the value of the prescaler is stored in the GPTM Timer A Prescale Snapshot (GPTMTAPS) register.

#### GPTM Timer A (GPTMTAR)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003 5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000 Offset 0x048

Type RO, reset 0xFFFF.FFF

D:4/E: -1-4



Bit/Field	Name	Type	Reset	Description
31:0	TAR	RO	0xFFFF.FFFF	GPTM Timer A Register

A read returns the current value of the GPTM Timer A Count Register, in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

#### Register 19: GPTM Timer B (GPTMTBR), offset 0x04C

This register shows the current value of the Timer B counter in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAR** register. Reads from this register return the current value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the value of the prescaler in Input Edge Count, Input Edge Time, and PWM modes, which is the upper 8 bits of the count. Bits 31:24 always read as 0. To read the value of the prescaler in 16-bit One-Shot and Periodic modes, read bits [23:16] in the **GPTMTBV** register.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAR** contains bits 31:0 of the 64-bit timer value and the GPTM Timer B (GPTMTBR) register contains bits 63:32. In a 32-bit mode, the value of the prescaler is stored in the GPTM Timer B Prescale Snapshot (GPTMTBPS) register.

#### **GPTM Timer B (GPTMTBR)**

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003 5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x04C Type RO, reset -



Bit/Field	Name	Туре	Reset	Description
31:0	TBR	RO	0x0000.FFFF	GPTM Timer B Register

(for 32/64-bit)

(for 16/32-bit) A read returns the current value of the GPTM Timer B Count Register, in all cases except for Input Edge Count and Time modes. In the Input Edge Count mode, this register contains the number of edges that have

occurred. In the Input Edge Time mode, this register contains the time at which the last edge event took place.

## Register 20: GPTM Timer A Value (GPTMTAV), offset 0x050

When read, this register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry when using the snapshot feature with the periodic operating mode. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, **GPTMTAV** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Value (GPTMTBV)** register). In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in Input Edge Count, Input Edge Time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in 23:16 is a true prescaler, meaning bits 23:16 count down before decrementing the value in bits 15:0. The prescaler its 31:24 always read as 0.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, **GPTMTAV** contains bits 31:0 of the 64-bit timer value and the **GPTM Timer B Value (GPTMTBV)** register contains bits 63:32. In a 32-bit mode, the current, free-running value of the prescaler is stored in the **GPTM Timer A Prescale Value (GPTMTAPV)** register.mint

#### GPTM Timer A Value (GPTMTAV)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.7000 32/64-bit Wide Timer 1 base: 0x4004.C000 32/64-bit Wide Timer 2 base: 0x4004.D000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.D000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x050 Type RW, reset 0xFFFF.FFF



31:0 TAV RW 0xFFFF.FFF GPTM Timer A Value

A read returns the current, free-running value of Timer A in all modes. When written, the value written into this register is loaded into the **GPTMTAR** register on the next clock cycle.

## Register 21: GPTM Timer B Value (GPTMTBV), offset 0x054

When read, this register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry. When written, the value written into this register is loaded into the **GPTMTBR** register on the next clock cycle.


When a 16/32-bit GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the **GPTMTAV** register. Reads from this register return the current free-running value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits 23:16 contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in Input Edge Count, Input Edge Time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in 23:16 is a true prescaler, meaning bits 23:16 count down before decrementing the value in bits 15:0. The prescaler its 31:24 always read as 0.

When a 32/64-bit Wide GPTM is configured to one of the 64-bit modes, GPTMTBV contains bits 63:32 of the 64-bit timer value and the GPTM Timer A Value (GPTMTAV) register contains bits 31:0. In a 32-bit mode, the current, free-running value of the prescaler is stored in the **GPTM Timer** B Prescale Value (GPTMTBPV) register.

#### GPTM Timer B Value (GPTMTBV)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003 5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x054 Type RW, reset



Bit/Field Name Type Reset Description 31:0 TBV RW 0x0000.FFFF GPTM Timer B Value

(for 16/32-bit) A read returns the current, free-running value of Timer A in all modes. When written, the value written into this register is loaded into the

(for 32/64-bit) **GPTMTAR** register on the next clock cycle.


# Register 22: GPTM RTC Predivide (GPTMRTCPD), offset 0x058

This register provides the current RTC predivider value when the timer is operating in RTC mode. Software must perform an atomic access with consecutive reads of the GPTMTAR, GPTMTBR, and GPTMRTCPD registers, see Figure 11-2 on page 712 for more information.

#### GPTM RTC Predivide (GPTMRTCPD)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x058 Type RO, reset 0x0000.7FFF



В	it/Field	Name	Туре	Reset	Description
;	31:16	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
	15:0	RTCPD	RO	0x0000.7FFF	RTC Predivide Counter Value

the current RTC predivider value when the timer is operating in RTC mode. This field has no meaning in other timer modes.


# Register 23: GPTM Timer A Prescale Snapshot (GPTMTAPS), offset 0x05C

For the 32/64-bit Wide GPTM, this register shows the current value of the Timer A prescaler in the 32-bit modes. This register is ununsed in 16/32-bit GPTM mode.

#### GPTM Timer A Prescale Snapshot (GPTMTAPS)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.D000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x05C Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSS	RO	0x0000	GPTM Timer A Prescaler Snapshot

A read returns the current value of the  $\ensuremath{\mathsf{GPTM}}$  Timer A Prescaler.


# Register 24: GPTM Timer B Prescale Snapshot (GPTMTBPS), offset 0x060

For the 32/64-bit Wide GPTM, this register shows the current value of the Timer B prescaler in the 32-bit modes. This register is ununsed in 16/32-bit GPTM mode.

#### GPTM Timer B Prescale Snapshot (GPTMTBPS)

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.D000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x060 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSS	RO	0x0000	GPTM Timer A Prescaler Value

A read returns the current value of the  $\ensuremath{\mathsf{GPTM}}$  Timer A Prescaler.

# Register 25: GPTM Timer A Prescale Value (GPTMTAPV), offset 0x064


For the 32/64-bit Wide GPTM, this register shows the current free-running value of the Timer A prescaler in the 32-bit modes. Software can use this value in conjunction with the GPTMTAV register to determine the time elapsed between an interrupt and the ISR entry. This register is ununsed in 16/32-bit GPTM mode.

#### GPTM Timer A Prescale Value (GPTMTAPV)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x064

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSV	RO	0x0000	GPTM Timer A Prescaler Value

A read returns the current, free-running value of the Timer A prescaler.

### Register 26: GPTM Timer B Prescale Value (GPTMTBPV), offset 0x068


For the 32/64-bit Wide GPTM, this register shows the current free-running value of the Timer B prescaler in the 32-bit modes. Software can use this value in conjunction with the GPTMTBV register to determine the time elapsed between an interrupt and the ISR entry. This register is ununsed in 16/32-bit GPTM mode.

#### GPTM Timer B Prescale Value (GPTMTBPV)

16/32-bit Timer 0 base: 0x4003.0000 16/32-bit Timer 1 base: 0x4003.1000 16/32-bit Timer 2 base: 0x4003.2000 16/32-bit Timer 3 base: 0x4003.3000 16/32-bit Timer 4 base: 0x4003.4000 16/32-bit Timer 5 base: 0x4003.5000 32/64-bit Wide Timer 0 base: 0x4003.6000 32/64-bit Wide Timer 1 base: 0x4003.7000 32/64-bit Wide Timer 2 base: 0x4004.C000 32/64-bit Wide Timer 3 base: 0x4004.D000 32/64-bit Wide Timer 4 base: 0x4004.E000 32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0x068

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	PSV	RO	0x0000	GPTM Timer B Prescaler Value

A read returns the current, free-running value of the Timer A prescaler.


# Register 27: GPTM Peripheral Properties (GPTMPP), offset 0xFC0

The **GPTMPP** register provides information regarding the properties of the General-Purpose Timer module.

#### **GPTM Peripheral Properties (GPTMPP)**

16/32-bit Timer 0 base: 0x4003.0000
16/32-bit Timer 1 base: 0x4003.1000
16/32-bit Timer 2 base: 0x4003.2000
16/32-bit Timer 3 base: 0x4003.3000
16/32-bit Timer 4 base: 0x4003.4000
16/32-bit Timer 5 base: 0x4003.5000
32/64-bit Wide Timer 0 base: 0x4003.6000
32/64-bit Wide Timer 1 base: 0x4003.7000
32/64-bit Wide Timer 2 base: 0x4004.C000
32/64-bit Wide Timer 3 base: 0x4004.D000
32/64-bit Wide Timer 4 base: 0x4004.E000
32/64-bit Wide Timer 5 base: 0x4004.F000

Offset 0xFC0 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	SIZE	RO	0x0	Count Size

#### Value Description

- 1 Timer A and Timer B counters are 32 bits each with a 16-bit prescale counter.
- Timer A and Timer B counters are 16 bits each with an 8-bit prescale counter.

# 12 Watchdog Timers

A watchdog timer can generate a non-maskable interrupt (NMI), a regular interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way. The LM4F122E5QC microcontroller has two Watchdog Timer Modules, one module is clocked by the system clock (Watchdog Timer 0) and the other is clocked by the PIOSC (Watchdog Timer 1). The two modules are identical except that WDT1 is in a different clock domain, and therefore requires synchronizers. As a result, WDT1 has a bit defined in the **Watchdog Timer Control (WDTCTL)** register to indicate when a write to a WDT1 register is complete. Software can use this bit to ensure that the previous access has completed before starting the next access.


The Stellaris® LM4F122E5QC controller has two Watchdog Timer modules with the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking and optional NMI function
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

# 12.1 Block Diagram

Figure 12-1. WDT Module Block Diagram



# 12.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. The watchdog interrupt can be programmed to be an non-maskable interrupt (NMI) using the INTTYPE bit in the WDTCTL register. After the first time-out event, the 32-bit counter is re-loaded with the value of the Watchdog Timer Load (WDTLOAD) register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the Watchdog Timer Lock (WDTLOCK) register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled by setting the RESEN bit in the **WDTCTL** register, the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

### 12.2.1 Register Access Timing

Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the **Watchdog Control (WDTCTL)** register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **WDTCTL** for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock.

# 12.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register, see page 283.

The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- 3. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 4. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

# 12.4 Register Map

Table 12-1 on page 775 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address:

WDT0: 0x4000.0000WDT1: 0x4000.1000

Note that the Watchdog Timer module clock must be enabled before the registers can be programmed (see page 283).

Table 12-1. Watchdog Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	776
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	777
0x008	WDTCTL	R/W	0x0000.0000 (WDT0) 0x8000.0000 (WDT1)	Watchdog Control	778
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	780
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	781
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	782
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	783
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	784
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	785
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	786
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	787
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	788
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	789
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	790
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	791
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	792
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	793
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	794
0xFF8	WDTPCellID2	RO	0x0000.0006	Watchdog PrimeCell Identification 2	795
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	796

# 12.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

## Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x000

Type R/W, reset 0xFFFF.FFFF



31:0 WDTLOAD R/W 0xFFFF.FFFF Watchdog Load Value


# Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

#### Watchdog Value (WDTVALUE)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x004

Type RO, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 WDTVALUE RO 0xFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

### Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled by setting the INTEN bit, all subsequent writes to the INTEN bit are ignored. The only mechanism that can re-enable writes to this bit is a hardware reset.


Important: Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the Watchdog Control (WDTCTL) register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll WDTCTL for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock and therefore does not have a WRC bit.

#### Watchdog Control (WDTCTL)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x008

Type R/W, reset 0x0000.0000 (WDT0) and 0x8000.0000 (WDT1)



Bit/Field	Name	Туре	Reset	Description
31	WRC	RO	1	Write Complete

The WRC values are defined as follows:

#### Value Description

- 0 A write access to one of the WDT1 registers is in progress.
- 1 A write access is not in progress, and WDT1 registers can be read or written.

This bit is reserved for WDT0 and has a reset value of 0. Note:

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

reserved RO 0x000 000

30:3

Bit/Field	Name	Туре	Reset	Description
2	INTTYPE	R/W	0	Watchdog Interrupt Type The INTTYPE values are defined as follows:
				Value Description
				0 Watchdog interrupt is a standard interrupt.
				1 Watchdog interrupt is a non-maskable interrupt.
1	RESEN	R/W	0	Watchdog Reset Enable
				The RESEN values are defined as follows:
				Value Description
				0 Disabled.
				1 Enable the Watchdog module reset output.
0	INTEN	R/W	0	Watchdog Interrupt Enable
				The INTEN values are defined as follows:
				Value Description
				0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
				1 Interrupt event enabled. Once enabled, all writes are ignored.


# Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x00C Type WO, reset -



Bit/Field Name Type Reset Description

31:0 WDTINTCLR WO - Watchdog Interrupt Clear


# Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

#### Watchdog Raw Interrupt Status (WDTRIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x010

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTRIS	RO	0	Watchdog Raw Interrupt Status

Value Description

- 1 A watchdog time-out event has occurred.
- 0 The watchdog has not timed out.

# Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014


This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTMIS	RO	0	Watchdog Masked Interrupt Status

#### Value Description

- A watchdog time-out event has been signalled to the interrupt controller.
- The watchdog has not timed out or the watchdog timer interrupt is masked.


### Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

#### Watchdog Test (WDTTEST)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x418




# Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

#### Watchdog Lock (WDTLOCK)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xC00

Type R/W, reset 0x0000.0000



31:0 WDTLOCK R/W 0x0000.0000 Watchdog Lock

A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description 0x0000.0001 Locked 0x0000.0000 Unlocked


# Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD0

Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	WDT Peripheral ID Register [7:0]

# Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	WDT Peripheral ID Register [15:8]

# Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	WDT Peripheral ID Register [23:16]

# Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFDC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	WDT Peripheral ID Register [31:24]

# Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE0 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x05	Watchdog Peripheral ID Register [7:0]

# Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE4 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x18	Watchdog Peripheral ID Register [15:8]

# Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	Watchdog Peripheral ID Register [23:16]

# Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFEC Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	Watchdog Peripheral ID Register [31:24]


# Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	Watchdog PrimeCell ID Register [7:0]


## Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	Watchdog PrimeCell ID Register [15:8]


# Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF8

Type RO, reset 0x0000.0006



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x06	Watchdog PrimeCell ID Register [23:16]


# Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	Watchdog PrimeCell ID Register [31:24]

# 13 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. Two identical converter modules are included, which share 22 input channels.

The Stellaris® ADC module features 12-bit conversion resolution and supports 22 input channels, plus an internal temperature sensor. Each ADC module contains four programmable sequencers allowing the sampling of multiple analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. A digital comparator function is included which allows the conversion value to be diverted to a digital comparator module. Each ADC module provides eight digital comparators. Each digital comparator evaluates the ADC conversion value against its two user-defined values to determine the operational range of the signal. The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. A phase shifter can delay the start of sampling by a specified phase angle. When using both ADC modules, it is possible to configure the converters to start the conversions coincidentally or within a relative phase from each other, see "Sample Phase Control" on page 803.

The Stellaris LM4F122E5QC microcontroller provides two ADC modules with each having the following features:

- 22 shared analog input channels
- 12-bit precision ADC
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Maximum sample rate of one million samples/second
- Optional phase shift in sample time programmable from 22.5° to 337.5°
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - Analog Comparators
  - GPIO
- Hardware averaging of up to 64 samples
- Digital comparison unit providing eight digital comparators
- Converter uses a VDDA and GNDA as the voltage reference or two external reference signals
- Power and ground for the analog circuitry is separate from the digital power and ground

- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Dedicated channel for each sample sequencer
  - ADC module uses burst requests for DMA

## 13.1 Block Diagram

The Stellaris microcontroller contains two identical Analog-to-Digital Converter modules. These two modules, ADC0 and ADC1, share the same 22 analog input channels. Each ADC module operates independently and can therefore execute different sample sequences, sample any of the analog input channels at any time, and generate different interrupts and triggers. Figure 13-1 on page 798 shows how the two modules are connected to analog inputs and the system bus.

Figure 13-1. Implementation of Two ADC Blocks




Figure 13-2 on page 799 provides details on the internal configuration of the ADC controls and data registers.




Figure 13-2. ADC Module Block Diagram

#### **Signal Description** 13.2

The following table lists the external signals of the ADC module and describes the function of each. The AINx signals are analog functions for some GPIO signals. The column in the table below titled "Pin Mux/Pin Assignment" lists the GPIO pin placement for the ADC signals. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646. The VREFA+ and VREFA- signals (with the word "fixed" in the Pin Mux/Pin Assignment column) have a fixed pin assignment and function and are not 5-V tolerant.

Table 13-1. Signals for ADC (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AIN0	12	PE3	1	Analog	Analog-to-digital converter input 0.
AIN1	13	PE2	I	Analog	Analog-to-digital converter input 1.
AIN2	14	PE1	1	Analog	Analog-to-digital converter input 2.
AIN3	15	PE0	I	Analog	Analog-to-digital converter input 3.
AIN4	100	PD7	1	Analog	Analog-to-digital converter input 4.
AIN5	99	PD6	I	Analog	Analog-to-digital converter input 5.
AIN6	98	PD5	I	Analog	Analog-to-digital converter input 6.

Table 13-1. Signals for ADC (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AIN7	97	PD4	Į	Analog	Analog-to-digital converter input 7.
AIN8	96	PE5	I	Analog	Analog-to-digital converter input 8.
AIN9	95	PE4	Į	Analog	Analog-to-digital converter input 9.
AIN10	92	PB4	I	Analog	Analog-to-digital converter input 10.
AIN11	91	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	4	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	3	PD2	I	Analog	Analog-to-digital converter input 13.
AIN14	2	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	1	PD0	I	Analog	Analog-to-digital converter input 15.
AIN16	16	PH0	I	Analog	Analog-to-digital converter input 16.
AIN17	17	PH1	Į	Analog	Analog-to-digital converter input 17.
AIN18	18	PH2	I	Analog	Analog-to-digital converter input 18.
AIN19	19	PH3	Į	Analog	Analog-to-digital converter input 19.
AIN20	90	PE7	I	Analog	Analog-to-digital converter input 20.
AIN21	89	PE6	Į	Analog	Analog-to-digital converter input 21.
VREFA+	8	fixed	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 23-24 on page 1204.
VREFA-	9	fixed	-	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 23-24 on page 1204.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 13.3 Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the processor. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence. In addition, the  $\mu$ DMA can be used to more efficiently move data from the sample sequencers without CPU intervention.

### 13.3.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 13-2 on page 801 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. Each sample that is captured is stored in the FIFO. In this implementation, each FIFO entry is a 32-bit word, with the lower 12 bits containing the conversion result.

Table 13-2. Samples and FIFO Depth of Sequencers

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by bit fields in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn), ADC Sample Sequence Extended Input Multiplexer Select (ADCSSEMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn and ADCSSEMUXn fields select the input pin, while the ADCSSCTLn fields contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register and should be configured before being enabled. Sampling is then initiated by setting the SSn bit in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. In addition, sample sequences may be initiated on multiple ADC modules simultaneously using the GSYNC and SYNCWAIT bits in the ADCPSSI register during the configuration of each ADC module. For more information on using these bits, refer to page 838.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence are allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO** (**ADCSSFIFOn**) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status** (**ADCSSFSTATn**) registers along with FULL and EMPTY status flags. If a write is attempted when the FIFO is full, the write does not occur and an overflow condition is indicated. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

#### 13.3.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- DMA operation

- Sequence prioritization
- Trigger configuration
- Comparator configuration
- External voltage reference
- Sample phase control
- Module clocking

Most of the ADC control logic runs at the ADC clock rate of 16 MHz. The internal ADC divider is configured for 16-MHz operation automatically by hardware when the system XTAL is selected with the PLL.

#### 13.3.2.1 Interrupts

The register configurations of the sample sequencers and digital comparators dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt signals; and the ADC Interrupt Status and Clear (ADCISC) register, which shows active interrupts that are enabled by the ADCIM register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC. Digital comparator interrupts are cleared by writing a 1 to the ADC Digital Comparator Interrupt Status and Clear (ADCDCISC) register.

### 13.3.2.2 DMA Operation

DMA may be used to increase efficiency by allowing each sample sequencer to operate independently and transfer data without processor intervention or reconfiguration. The ADC module provides a request signal from each sample sequencer to the associated dedicated channel of the  $\mu$ DMA controller. The ADC does not support single transfer requests. A burst transfer request is asserted when the interrupt bit for the sample sequence is set (IE bit in the **ADCSSCTLn** register is set).

The arbitration size of the  $\mu$ DMA transfer must be a power of 2, and the associated IE bits in the **ADDSSCTLn** register must be set. For example, if the  $\mu$ DMA channel of SS0 has an arbitration size of four, the IE3 bit (4th sample) and the IE7 bit (8th sample) must be set. Thus the  $\mu$ DMA request occurs every time 4 samples have been acquired. No other special steps are needed to enable the ADC module for  $\mu$ DMA operation.

Refer to the "Micro Direct Memory Access ( $\mu$ DMA)" on page 582 for more details about programming the  $\mu$ DMA controller.

#### 13.3.2.3 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the ADC Sample Sequencer Priority (ADCSSPRI) register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

#### 13.3.2.4 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. Trigger sources include processor (default), analog comparators, an external




signal on GPIO PB4, a GP Timer, and continuous sampling. The processor triggers sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

Care must be taken when using the continuous sampling trigger. If a sequencer's priority is too high, it is possible to starve other lower priority sequencers. Generally, a sample sequencer using continuous sampling should be set to the lowest priority. Continuous sampling can be used with a digital comparator to cause an interrupt when a particular voltage is seen on an input.

### 13.3.2.5 Sample Phase Control


The trigger source for ADC0 and ADC1 may be independent or the two ADC modules may operate from the same trigger source and operate on the same or different inputs. If the converters are running at the same sample rate, they may be configured to start the conversions coincidentally or with one of 15 different discrete phases relative to each other. The sample time can be delayed from the standard sampling time in 22.5° increments up to 337.5° using the **ADC Sample Phase Control (ADCSPC)** register. Figure 13-3 on page 803 shows an example of various phase relationships at a 1 Msps rate.

Figure 13-3. ADC Sample Phases



This feature can be used to double the sampling rate of an input. Both ADC module 0 and ADC module 1 can be programmed to sample the same input. ADC module 0 could sample at the standard position (the PHASE field in the ADCSPC register is 0x0). ADC module 1 can be configured to sample at 180 (PHASE = 0x8). The two modules can be be synchronized using the GSYNC and SYNCWAIT bits in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. Software could then combine the results from the two modules to create a sample rate of two million samples/second at 16 MHz as shown in Figure 13-4 on page 803.

Figure 13-4. Doubling the ADC Sample Rate




Using the **ADCSPC** register, ADC0 and ADC1 may provide a number of interesting applications:

- Coincident sampling of different signals. The sample sequence steps run coincidently in both converters.
  - ADC Module 0, ADCSPC = 0x0, sampling AIN0

- ADC Module 1, ADCSPC = 0x0, sampling AIN1
- Skewed sampling of the same signal. The sample sequence steps are 1/2 of an ADC clock (500 µs for a 1Ms/s ADC) out of phase with each other. This configuration doubles the conversion bandwidth of a single input when software combines the results as shown in Figure 13-5 on page 804.
  - ADC Module 0, ADCSPC = 0x0, sampling AIN0
  - ADC Module 1, ADCSPC = 0x8, sampling AIN0

Figure 13-5. Skewed Sampling



### 13.3.2.6 Module Clocking

The module is clocked by a 16-MHz clock which can be sourced by a divided version of the PLL output, the PIOSC or an external source connected to MOSC (with the PLL in bypass mode). When the PLL is operating, the ADC clock is derived from the PLL ÷ 25 by default, however, the PIOSC can be used for the module clock using the **ADC Clock Configuration (ADCCC)** register. When the PLL is bypassed, the module clock source clock attached to the MOSC must be 16 MHz unless the PIOSC is used for the clock source. The ADC module can continue to operate in Deep-Sleep mode if the PIOSC is the ADC module clock source.


### 13.3.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off, and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 840). A single averaging circuit has been implemented, thus all input channels receive the same amount of averaging whether they are single-ended or differential.

Figure 13-6 on page 805 shows an example in which the **ADCSAC** register is set to 0x2 for 4x hardware oversampling and the IE1 bit is set for the sample sequence, resulting in an interrupt after the second averaged value is stored in the FIFO.





# 13.3.4 Analog-to-Digital Converter

The Analog-to-Digital Converter (ADC) module uses a Successive Approximation Register (SAR) architecture to deliver a 12-bit, low-power, high-precision conversion value. The successive approximation uses a switched capacitor array to perform the dual functions of sampling and holding the signal as well as providing the 12-bit DAC operation. The ADC requires a 16-MHz clock. This clock can be a divided version of the PLL output, the PIOSC or a 16-MHz clock source connected to MOSC. The MOSC provides the best results, followed by the PLL divided down, and then the PIOSC. Figure 13-7 shows the ADC input equivalency diagram; for parameter values, see "Analog-to-Digital Converter (ADC)" on page 1204.




Figure 13-7. ADC Input Equivalency Diagram

The ADC operates from both the 3.3-V analog and 1.2-V digital power supplies. The ADC clock can be configured to reduce power consumption when ADC conversions are not required (see "System Control" on page 220). The analog inputs are connected to the ADC through specially balanced input paths to minimize the distortion and cross-talk on the inputs. Detailed information on the ADC power supplies and analog inputs can be found in "Analog-to-Digital Converter (ADC)" on page 1204.

### 13.3.4.1 Voltage Reference

The ADC uses VREFA+ and VREFA- as references to produce a conversion value from the selected analog input. VREFA+ can be connected to either VDDA or VREFA+ and VREFA- can be connected to either GNDA or VREFA- as configured by the VREF bit in the **ADC Control (ADCCTL)** register, as shown in Figure 13-8.




Figure 13-8. ADC Voltage Reference


806 September 05, 2011

The range of this conversion value is from 0x000 to 0xFFF. In single-ended-input mode, the 0x000 value corresponds to the voltage level on VREFA-; the 0xFFF value corresponds to the voltage level on VREFA+. This configuration results in a resolution that can be calculated using the following equation:

```
mV per ADC code = (VREFA+ - VREFA-) / 4095
```

While the analog input pads can handle voltages beyond this range, the ADC conversions saturate in under-voltage and over-voltage cases. Analog input voltages above VREFA+ saturate at 0xFF while those below VREFA- saturate at 0x000. The  $V_{REFA}$  specification defines the useful range for the external voltage references on VDDA+ and VDDA-, see Table 23-24 on page 1204. Care must be taken to supply a reference voltage of acceptable quality. Figure 13-9 on page 807 shows the ADC conversion function of the analog inputs.

Figure 13-9. ADC Conversion Result



- Input Saturation

### 13.3.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the  $\mathtt{Dn}$  bit in the **ADCSSCTL0n** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, the input pair to sample must be configured in the **ADCSSMUXn** register. Differential pair 0 samples analog inputs 0 and 1; differential

pair 1 samples analog inputs 2 and 3; and so on (see Table 13-3 on page 808). The ADC does not support other differential pairings such as analog input 0 with analog input 3.

**Table 13-3. Differential Sampling Pairs** 

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3
2	4 and 5
3	6 and 7
4	8 and 9
5	10 and 11
6	12 and 13
7	14 and 15
8	16 and 17
9	18 and 19
10	20 and 21

The voltage sampled in differential mode is the difference between the odd and even channels:  $\Delta V$  (differential voltage) =  $V_{IN}$  (even channel) –  $V_{IN}$  ODD (odd channel), therefore:

- If  $\Delta V = 0$ , then the conversion result = 0x800
- If  $\Delta V > 0$ , then the conversion result > 0x800 (range is 0x800–0xFFF)
- If  $\Delta V$  < 0, then the conversion result < 0x800 (range is 0–0x800)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of  $\pm$  (VREFA+ - VREFA-) of the positive input. If an analog input is greater than VREFA+ or less than VREFA- (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either VREFA+ or VREFA-, respectively, to the ADC. Because both inputs can swing from VREFA- to VREFA+, the maximum difference in the signal voltage is 2 x (VREFA+ - VREFA-). As a result, the ADC codes are interpreted as:

```
mV per ADC code = (2 * (VREFA+ - VREFA-)) / 4095
```

Figure 13-10 shows how the differential voltage,  $\Delta V$ , is represented in ADC codes.




Figure 13-10. Differential Voltage Representation

## 13.3.6 Internal Temperature Sensor

The temperature sensor serves two primary purposes: 1) to notify the system that internal temperature is too high or low for reliable operation and 2) to provide temperature measurements for calibration of the Hibernate module RTC trim value.

The temperature sensor does not have a separate enable, because it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC. In addition, the temperature sensor has a second power-down input in the 3.3 V domain which provides control by the Hibernation module.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. This reference voltage, SENSO, is given by the following equation:

$$SENSO = 2.7 - ((T + 55) / 75)$$

This relation is shown in Figure 13-11 on page 810.




Figure 13-11. Internal Temperature Sensor Characteristic

The temperature sensor reading can be sampled in a sample sequence by setting the  ${\tt TSn}$  bit in the **ADCSSCTLn** register. The temperature reading from the temperature sensor can also be given as a function of the ADC value. The following formula calculates temperature (in  ${}^{\circ}$ ) based on the ADC reading:

Temperature =  $147.5 - ((225 \times ADC) / 4095)$ 

### 13.3.7 Digital Comparator Unit

An ADC is commonly used to sample an external signal and to monitor its value to ensure that it remains in a given range. To automate this monitoring procedure and reduce the amount of processor overhead that is required, each module provides eight digital comparators. Conversions from the ADC that are sent to the digital comparators are compared against the user programmable limits in the ADC Digital Comparator Range (ADCDCCMPn) registers. If the observed signal moves out of the acceptable range, a processor interrupt can be generated. The digital comparators four operational modes (Once, Always, Hysteresis Once, Hysteresis Always) can be applied to three separate regions (low band, mid band, high band) as defined by the user.

#### 13.3.7.1 Output Functions

ADC conversions can either be stored in the ADC Sample Sequence FIFOs or compared using the digital comparator resources as defined by the SnDCOP bits in the **ADC Sample Sequence n Operation (ADCSSOPn)** register. These selected ADC conversions are used by their respective digital comparator to monitor the external signal. Each comparator has two possible output functions: processor interrupts and triggers.

Each function has its own state machine to track the monitored signal. Even though the interrupt and trigger functions can be enabled individually or both at the same time, the same conversion data is used by each function to determine if the right conditions have been met to assert the associated output.

#### Interrupts

The digital comparator interrupt function is enabled by setting the CIE bit in the **ADC Digital Comparator Control (ADCDCCTLn)** register. This bit enables the interrupt function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, and the DCONSSX bit is set in the **ADCIM** register, an interrupt is sent to the interrupt controller.

### 13.3.7.2 Operational Modes

Four operational modes are provided to support a broad range of applications and multiple possible signaling requirements: Always, Once, Hysteresis Always, and Hysteresis Once. The operational mode is selected using the CIM field in the **ADCDCCTLn** register.

#### Always Mode

In the Always operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria. The result is a string of assertions on the interrupt or trigger while the conversions are within the appropriate range.

#### Once Mode

In the Once operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria, and the previous ADC conversion value did not. The result is a single assertion of the interrupt or trigger when the conversions are within the appropriate range.

#### Hysteresis-Always Mode

The Hysteresis-Always operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Always mode, the associated interrupt or trigger is asserted in the following cases: 1) the ADC conversion value meets its comparison criteria or 2) a previous ADC conversion value has met the comparison criteria, and the hysteresis condition has not been cleared by entering the opposite region. The result is a string of assertions on the interrupt or trigger that continue until the opposite region is entered.

#### Hysteresis-Once Mode

The Hysteresis-Once operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Once mode, the associated interrupt or trigger is asserted only when the ADC conversion value meets its comparison criteria, the hysteresis condition is clear, and the previous ADC conversion did not meet the comparison criteria. The result is a single assertion on the interrupt or trigger.

### 13.3.7.3 Function Ranges


The two comparison values, COMPO and COMP1, in the ADC Digital Comparator Range (ADCDCCMPn) register effectively break the conversion area into three distinct regions. These regions are referred to as the low-band (less than or equal to COMPO), mid-band (greater than COMPO but less than or equal to COMP1), and high-band (greater than COMP1) regions. COMPO and COMP1 may be programmed to the same value, effectively creating two regions, but COMP1 must always

be greater than or equal to the value of COMP0. A COMP1 value that is less than COMP0 generates unpredictable results.

### **Low-Band Operation**

To operate in the low-band region, either the CIC field field in the **ADCDCCTLn** register must be programmed to 0x0. This setting causes interrupts or triggers to be generated in the low-band region as defined by the programmed operational mode. An example of the state of the interrupt/trigger signal in the low-band region for each of the operational modes is shown in Figure 13-12 on page 812. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.

Figure 13-12. Low-Band Operation (CIC=0x0)



#### Mid-Band Operation

To operate in the mid-band region, either the CIC field field in the **ADCDCCTLn** register must be programmed to 0x1. This setting causes interrupts or triggers to be generated in the mid-band region according the operation mode. Only the Always and Once operational modes are available in the mid-band region. An example of the state of the interrupt/trigger signal in the mid-band region for each of the allowed operational modes is shown in Figure 13-13 on page 813. Note that a "0" in a column following the operational mode name (Always or Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-13. Mid-Band Operation (CIC=0x1)

### **High-Band Operation**

To operate in the high-band region, either the CIC field field in the ADCDCCTLn register must be programmed to 0x3. This setting causes interrupts or triggers to be generated in the high-band region according the operation mode. An example of the state of the interrupt/trigger signal in the high-band region for each of the allowed operational modes is shown in Figure 13-14 on page 814. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-14. High-Band Operation (CIC=0x3)

## 13.4 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and programmed to a supported crystal frequency in the **RCC** register (see page 272). Using unsupported frequencies can cause faulty operation in the ADC module.

### 13.4.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps: enabling the clock to the ADC, disabling the analog isolation circuit associated with all inputs that are to be used, and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock using the RCGCADC register (see page 388).
- **2.** Enable the clock to the appropriate GPIO modules via the **RCGCGPIO** register (see page 375). To find out which GPIO ports to enable, refer to "Signal Description" on page 799.
- 3. Set the GPIO AFSEL bits for the ADC input pins (see page 669). To determine which GPIOs to configure, see Table 21-4 on page 1177.
- **4.** Configure the AINx signals to be analog inputs by clearing the corresponding DEN bit in the **GPIO Digital Enable (GPIODEN)** register (see page 680).
- **5.** Disable the analog isolation circuit for all ADC input pins that are to be used by writing a 1 to the appropriate bits of the **GPIOAMSEL** register (see page 685) in the associated GPIO block.

**6.** If required by the application, reconfigure the sample sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority and Sample Sequencer 3 as the lowest priority.

### 13.4.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization because each sample sequencer is completely programmable.

The configuration for each sample sequencer should be as follows:

- Ensure that the sample sequencer is disabled by clearing the corresponding ASENn bit in the ADCACTSS register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the ADCEMUX register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** and **ADCSSEMUXn** registers.
- **4.** For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, set the corresponding MASK bit in the ADCIM register.
- **6.** Enable the sample sequencer logic by setting the corresponding ASENn bit in the **ADCACTSS** register.

# 13.5 Register Map

Table 13-4 on page 815 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to that ADC module's base address of:

ADC0: 0x4003.8000ADC1: 0x4003.9000

Note that the ADC module clock must be enabled before the registers can be programmed (see page 388). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Table 13-4. ADC Register Map

Offset	Name	Type	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	818
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	819
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	821
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	823
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	826
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	828

Table 13-4. ADC Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	833
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	834
0x024	ADCSPC	R/W	0x0000.0000	ADC Sample Phase Control	836
0x028	ADCPSSI	R/W	-	ADC Processor Sample Sequence Initiate	838
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	840
0x034	ADCDCISC	R/W1C	0x0000.0000	ADC Digital Comparator Interrupt Status and Clear	841
0x038	ADCCTL	R/W	0x0000.0000	ADC Control	843
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	844
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	846
0x048	ADCSSFIFO0	RO	-	ADC Sample Sequence Result FIFO 0	849
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	850
0x050	ADCSSOP0	R/W	0x0000.0000	ADC Sample Sequence 0 Operation	852
0x054	ADCSSDC0	R/W	0x0000.0000	ADC Sample Sequence 0 Digital Comparator Select	854
0x058	ADCSSEMUX0	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 0	856
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	858
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	859
0x068	ADCSSFIFO1	RO	-	ADC Sample Sequence Result FIFO 1	849
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	850
0x070	ADCSSOP1	R/W	0x0000.0000	ADC Sample Sequence 1 Operation	861
0x074	ADCSSDC1	R/W	0x0000.0000	ADC Sample Sequence 1 Digital Comparator Select	862
0x078	ADCSSEMUX1	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 1	864
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	858
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	859
0x088	ADCSSFIFO2	RO	-	ADC Sample Sequence Result FIFO 2	849
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	850
0x090	ADCSSOP2	R/W	0x0000.0000	ADC Sample Sequence 2 Operation	861
0x094	ADCSSDC2	R/W	0x0000.0000	ADC Sample Sequence 2 Digital Comparator Select	862
0x098	ADCSSEMUX2	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 2	864
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	866
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	867

Table 13-4. ADC Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x0A8	ADCSSFIFO3	RO	-	ADC Sample Sequence Result FIFO 3	849
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	850
0x0B0	ADCSSOP3	R/W	0x0000.0000	ADC Sample Sequence 3 Operation	868
0x0B4	ADCSSDC3	R/W	0x0000.0000	ADC Sample Sequence 3 Digital Comparator Select	869
0x0B8	ADCSSEMUX3	R/W	0x0000.0000	ADC Sample Sequence Extended Input Multiplexer Select 3	870
0xD00	ADCDCRIC	R/W	0x0000.0000	ADC Digital Comparator Reset Initial Conditions	871
0xE00	ADCDCCTL0	R/W	0x0000.0000	ADC Digital Comparator Control 0	876
0xE04	ADCDCCTL1	R/W	0x0000.0000	ADC Digital Comparator Control 1	876
0xE08	ADCDCCTL2	R/W	0x0000.0000	ADC Digital Comparator Control 2	876
0xE0C	ADCDCCTL3	R/W	0x0000.0000	ADC Digital Comparator Control 3	876
0xE10	ADCDCCTL4	R/W	0x0000.0000	ADC Digital Comparator Control 4	876
0xE14	ADCDCCTL5	R/W	0x0000.0000	ADC Digital Comparator Control 5	876
0xE18	ADCDCCTL6	R/W	0x0000.0000	ADC Digital Comparator Control 6	876
0xE1C	ADCDCCTL7	R/W	0x0000.0000	ADC Digital Comparator Control 7	876
0xE40	ADCDCCMP0	R/W	0x0000.0000	ADC Digital Comparator Range 0	878
0xE44	ADCDCCMP1	R/W	0x0000.0000	ADC Digital Comparator Range 1	878
0xE48	ADCDCCMP2	R/W	0x0000.0000	ADC Digital Comparator Range 2	878
0xE4C	ADCDCCMP3	R/W	0x0000.0000	ADC Digital Comparator Range 3	878
0xE50	ADCDCCMP4	R/W	0x0000.0000	ADC Digital Comparator Range 4	878
0xE54	ADCDCCMP5	R/W	0x0000.0000	ADC Digital Comparator Range 5	878
0xE58	ADCDCCMP6	R/W	0x0000.0000	ADC Digital Comparator Range 6	878
0xE5C	ADCDCCMP7	R/W	0x0000.0000	ADC Digital Comparator Range 7	878
0xFC0	ADCPP	RO	0x00B0.2167	ADC Peripheral Properties	879
0xFC4	ADCPC	R/W	0x0000.0007	ADC Peripheral Configuration	881
0xFC8	ADCCC	R/W	0x0000.0000	ADC Clock Configuration	882

# 13.6 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.


## Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ASEN3	R/W	0	ADC SS3 Enable
				Value Description  Sample Sequencer 3 is enabled.  Sample Sequencer 3 is disabled.
2	ASEN2	R/W	0	ADC SS2 Enable
				Value Description
				1 Sample Sequencer 2 is enabled.
				0 Sample Sequencer 2 is disabled.
1	ASEN1	R/W	0	ADC SS1 Enable
				Value Description
				1 Sample Sequencer 1 is enabled.
				0 Sample Sequencer 1 is disabled.
0	ASEN0	R/W	0	ADC SS0 Enable
				Value Description
				1 Sample Sequencer 0 is enabled

Sample Sequencer 0 is enabled.

0 Sample Sequencer 0 is disabled.

## Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004


This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without sending the interrupts to the interrupt controller.

#### ADC Raw Interrupt Status (ADCRIS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	INRDC	RO	0	Digital Comparator Raw Interrupt Status
				Value Description
				At least one bit in the ADCDCISC register is set, meaning that a digital comparator interrupt has occurred.
				0 All bits in the <b>ADCDCISC</b> register are clear.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INR3	RO	0	SS3 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL3 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the ${\tt IN3}$ bit in the <b>ADCISC</b> register.
2	INR2	RO	0	SS2 Raw Interrupt Status

#### Value Description

- A sample has completed conversion and the respective ADCSSCTL2 IEn bit is set, enabling a raw interrupt.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the IN2 bit in the ADCISC register.

Bit/Field	Name	Type	Reset	Description
1	INR1	RO	0	SS1 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL1 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN1 bit in the ADCISC register.
0	INR0	RO	0	SS0 Raw Interrupt Status
				Value Description
				A sample has completed conversion and the respective ADCSSCTL0 IEn bit is set, enabling a raw interrupt.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the INO bit in the ADCISC register.


## Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer and digital comparator raw interrupt signals are sent to the interrupt controller. Each raw interrupt signal can be masked independently. Only a single DCONSSn bit should be set at any given time. Setting more than one of these bits results in the INRDC bit from the ADCRIS register being masked, and no interrupt is generated on any of the sample sequencer interrupt lines.

#### ADC Interrupt Mask (ADCIM)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	DCONSS3	R/W	0	Digital Comparator Interrupt on SS3
				Value Description
				The raw interrupt signal from the digital comparators (INRDC bit in the <b>ADCRIS</b> register) is sent to the interrupt controller on the SS3 interrupt line.
				The status of the digital comparators does not affect the SS3 interrupt status.
18	DCONSS2	R/W	0	Digital Comparator Interrupt on SS2
				Value Description
				The raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS2 interrupt line.

- 0 The status of the digital comparators does not affect the SS2 interrupt status.
- 17 DCONSS1 R/W 0 Digital Comparator Interrupt on SS1

#### Value Description

- The raw interrupt signal from the digital comparators (INRDC 1 bit in the ADCRIS register) is sent to the interrupt controller on the SS1 interrupt line.
- 0 The status of the digital comparators does not affect the SS1 interrupt status.

Bit/Field	Name	Туре	Reset	Description
16	DCONSS0	R/W	0	Digital Comparator Interrupt on SS0
				Value Description
				The raw interrupt signal from the digital comparators (INRDC bit in the <b>ADCRIS</b> register) is sent to the interrupt controller on the SS0 interrupt line.
				O The status of the digital comparators does not affect the SS0 interrupt status.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MASK3	R/W	0	SS3 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) is sent to the interrupt controller.
				The status of Sample Sequencer 3 does not affect the SS3 interrupt status.
2	MASK2	R/W	0	SS2 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 2 ( <b>ADCRIS</b> register INR2 bit) is sent to the interrupt controller.
				0 The status of Sample Sequencer 2 does not affect the SS2 interrupt status.
1	MASK1	R/W	0	SS1 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) is sent to the interrupt controller.
				O The status of Sample Sequencer 1 does not affect the SS1 interrupt status.
0	MASK0	R/W	0	SS0 Interrupt Mask
				Value Description
				1 The raw interrupt signal from Sample Sequencer 0 (ADCRIS register INR0 bit) is sent to the interrupt controller.
				The status of Sample Sequencer 0 does not affect the SS0 interrupt status.

## Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequencer interrupt conditions and shows the status of interrupts generated by the sample sequencers and the digital comparators which have been sent to the interrupt controller. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequencer interrupts are cleared by writing a 1 to the corresponding bit position. Digital comparator interrupts are cleared by writing a 1 to the appropriate bits in the ADCDCISC register. If software is polling the ADCRIS instead of generating interrupts, the sample sequence INRn bits are still cleared via the ADCISC register, even if the INn bit is not set.

#### ADC Interrupt Status and Clear (ADCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x00C

Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1					rese	erved	,			1	1	DCINSS3	DCINSS2	DCINSS1	DCINSS0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reset																
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved						IN3	IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Reset	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
_	):4/E: ~14		Nam	_	т		Daget	Daa								
	Bit/Field		Nam	ie	Тур	Эе	Reset	Desc	cription							
	31:20		reserv	ved	R	О	0x000			ould not						
										with fut					ed bit sh	ould be
								pres	erved a	cross a r	ead-mod	dify-write	operation	n.		
	19		DCINS	SS3	R	)	0	Digit	al Com	parator Ir	nterrupt	Status o	n SS3			
								Valu	ie Desc	cription						
								1	Both	the INR	DC bit in	the ADC	CRIS reg	ister and	the DCC	NSS3
										the <b>AD</b> ( rupt to th	_			iding a le	evel-base	ed
								0	No ir	nterrupt h	nas occu	rred or t	he interru	upt is ma	sked.	
								This	bit is cl	eared by	writing	a 1 to it	Clearing	this bit a	ilso clea	rs the
										the <b>AD</b> (	_		olouinig	tino bit c		10 1110
	18		DCINS	SS2	R	)	0	Digit	al Com	parator Ir	nterrupt	Status o	n SS2			
								Valı	ie Desc	cription						

- Both the INRDC bit in the ADCRIS register and the DCONSS2 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
- No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the ADCRIS register.

Bit/Field	Name	Type	Reset	Description
17	DCINSS1	RO	0	Digital Comparator Interrupt Status on SS1
				Value Description
				Both the INRDC bit in the <b>ADCRIS</b> register and the DCONSS1 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the ${\tt INRDC}$ bit in the ${\bf ADCRIS}$ register.
16	DCINSS0	RO	0	Digital Comparator Interrupt Status on SS0
				Value Description
				Both the INRDC bit in the <b>ADCRIS</b> register and the DCONSS0 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1 to it. Clearing this bit also clears the INRDC bit in the <b>ADCRIS</b> register.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IN3	R/W1C	0	SS3 Interrupt Status and Clear
				Value Description
				Both the INR3 bit in the <b>ADCRIS</b> register and the MASK3 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the INR3 bit in the <b>ADCRIS</b> register.
2	IN2	R/W1C	0	SS2 Interrupt Status and Clear
				Value Description
				Both the INR2 bit in the <b>ADCRIS</b> register and the MASK2 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.
				No interrupt has accurred or the interrupt is masked.

0 No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the  ${\tt INR2}$  bit in the ADCRIS register.

Bit/Field	Name	Туре	Reset	Description
1	IN1	R/W1C	0	SS1 Interrupt Status and Clear
				Value Description
				Both the INR1 bit in the <b>ADCRIS</b> register and the MASK1 bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR1}$ bit in the <b>ADCRIS</b> register.
0	IN0	R/W1C	0	SS0 Interrupt Status and Clear
				Value Description
				1 Both the INRO bit in the <b>ADCRIS</b> register and the MASKO bit in the <b>ADCIM</b> register are set, providing a level-based interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR0}$ bit in the <b>ADCRIS</b> register.

### Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010


This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

#### ADC Overflow Status (ADCOSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x010

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OV3	R/W1C	0	SS3 FIFO Overflow
				Value Description
				The FIFO for Sample Sequencer 3 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				0 The FIFO has not overflowed.
				This bit is cleared by writing a 1.
2	OV2	R/W1C	0	SS2 FIFO Overflow
				Value Description
				1 The FIFO for Sample Sequencer 2 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				0 The FIFO has not overflowed.
				This bit is cleared by writing a 1.
1	OV1	R/W1C	0	SS1 FIFO Overflow
				Value Description
				1 The FIFO for Sample Sequencer 1 has hit an overflow condition.

0 The FIFO has not overflowed.

meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.

This bit is cleared by writing a 1.

Bit/Field	Name	Туре	Reset	Description
0	OV0	R/W1C	0	SS0 FIFO Overflow
				Value Description
				1 The FIFO for Sample Sequencer 0 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				0 The FIFO has not overflowed.

This bit is cleared by writing a 1.

### Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)


reserved

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x014

31:16

Type R/W, reset 0x0000.0000



RO

0x0000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	on
15:12	ЕМ3	R/W	0x0	This field	ger Select selects the trigger source for Sample Sequencer 3. configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the SSn bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register (page 1155).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control 1 (ACCTL1)</b> register (page 1155).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control 2 (ACCTL2)</b> register (page 1155).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 653).
				0x5	Timer
					In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the <b>GPTMCTL</b> register (page 736).
				0x6	reserved
				0x7	reserved
				8x0	reserved
				0x9	reserved
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description	on
11:8	EM2	R/W	0x0		per Select selects the trigger source for Sample Sequencer 2. configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the SSn bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register (page 1155).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control 1 (ACCTL1)</b> register (page 1155).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control 2 (ACCTL2)</b> register (page 1155).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 653).
				0x5	Timer
					In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the <b>GPTMCTL</b> register (page 736).
				0x6	reserved
				0x7	reserved
				8x0	reserved
				0x9	reserved
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description	on
7:4	EM1	R/W	0x0		ger Select selects the trigger source for Sample Sequencer 1. configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the SSn bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register (page 1155).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control 1 (ACCTL1)</b> register (page 1155).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control 2 (ACCTL2)</b> register (page 1155).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 653).
				0x5	Timer
					In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the <b>GPTMCTL</b> register (page 736).
				0x6	reserved
				0x7	reserved
				8x0	reserved
				0x9	reserved
				0xA-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description	on
3:0	EM0	R/W	0x0		ger Select selects the trigger source for Sample Sequencer 0 configurations for this field are:
				Value	Event
				0x0	Processor (default)
					The trigger is initiated by setting the ssn bit in the ADCPSSI register.
				0x1	Analog Comparator 0
					This trigger is configured by the <b>Analog Comparator Control 0 (ACCTL0)</b> register (page 1155).
				0x2	Analog Comparator 1
					This trigger is configured by the <b>Analog Comparator Control 1 (ACCTL1)</b> register (page 1155).
				0x3	Analog Comparator 2
					This trigger is configured by the <b>Analog Comparator Control 2 (ACCTL2)</b> register (page 1155).
				0x4	External (GPIO Pins)
					This trigger is connected to the GPIO interrupt for the corresponding GPIO (see "ADC Trigger Source" on page 653).
				0x5	Timer
					In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the ${\tt GPTMCTL}$ register (page 736).
				0x6	reserved
				0x7	reserved
				8x0	reserved
				0x9	reserved
				0xA-0xE	reserved
				0xF	Always (continuously sample)

# Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

29

28

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x018 Type R/W1C, reset 0x0000.0000

31

30

l								rese	erved •							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		1		' '	re	eserved				'	•	UV3	UV2	UV1	UV0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Тур	е	Reset	Des	scription							
	31:4		reserv	ved	RC	)	0x0000.000	Sof	tware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide
						0,0000		con	npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	3		UV	3	R/W	1C	0	SS	3 FIFO U	nderflow	,					
									valid cor writing a		ons for th	is field a	re shown	below. T	his bit is	cleared
								Val	ue Desc	ription						
							1	The FIFO for the Sample Sequencer has hit an underflow condition, meaning that the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.							was	
									•	•						
								0	The F	FIFO has	s not und	derflowe	d.			
	2		UV	2	R/W	1C	0	SS	2 FIFO Ui	nderflow	,					
	_			_		.0	ŭ		valid cor			he sam	e as thos	e for the	UV3 fiel	d. This
								bit i	s cleared	by writi	ng a 1.					
	1		UV	1	R/W	1C	0	SS	1 FIFO U	nderflow	,					
									valid cor s cleared			he sam	e as thos	e for the	UV3 fiel	d. This
	0		UV	0	R/W	1C	0	SS	FIFO U	nderflow	,					
									e valid cor s cleared			he sam	e as thos	e for the	UV3 fiel	d. This


# Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

#### ADC Sample Sequencer Priority (ADCSSPRI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x020



Bit/Field	Name	Туре	Reset	Description
31:14	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:12	SS3	R/W	0x3	SS3 Priority  This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 3. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
11:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	SS2	R/W	0x2	SS2 Priority  This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 2. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	SS1	R/W	0x1	SS1 Priority  This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 1. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority

This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.

# Register 9: ADC Sample Phase Control (ADCSPC), offset 0x024


This register allows the ADC module to sample at one of 16 different discrete phases from 0.0° through 337.5°. For example, the sample rate could be effectively doubled by sampling a signal using one ADC module configured with the standard sample time and the second ADC module configured with a 180.0° phase lag.

Care should be taken when the PHASE field is non-zero, as the resulting delay in sampling the AINx input may result in undesirable system consequences. The time from ADC trigger to sample is increased and could make the response time longer than anticipated. The added latency could have ramifications in the system design. Designers should carefully consider the impact of this delay.

#### ADC Sample Phase Control (ADCSPC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x024

Bit/Field



Description

Name Type Reset 31:4 reserved RO 0x0000.000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
Bit/Field 3:0	Name PHASE	Type R/W	Reset 0x0	Description  Phase Difference This field selects the sample phase difference from the standard sample time.  Value Description  0x0 ADC sample lags by 0.0°  0x1 ADC sample lags by 22.5°  0x2 ADC sample lags by 45.0°  0x3 ADC sample lags by 67.5°  0x4 ADC sample lags by 90.0°  0x5 ADC sample lags by 112.5°  0x6 ADC sample lags by 135.0°  0x7 ADC sample lags by 157.5°
				0x8 ADC sample lags by 180.0° 0x9 ADC sample lags by 202.5°
				0xA ADC sample lags by 225.0°
				0xB ADC sample lags by 247.5°
				0xC ADC sample lags by 270.0°
				0xD ADC sample lags by 292.5°
				0xE ADC sample lags by 315.0°
				0xF ADC sample lags by 337.5°

## Register 10: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in ADCSSPRI dictate execution order.

This register also provides a means to configure and then initiate concurrent sampling on all ADC modules. To do this, the first ADC module should be configured. The ADCPSSI register for that module should then be written. The appropriate SS bits should be set along with the SYNCWAIT bit. Additional ADC modules should then be configured following the same procedure. Once the final ADC module is configured, its ADCPSSI register should be written with the appropriate SS bits set along with the GSYNC bit. All of the ADC modules then begin concurrent sampling according to their configuration.

## ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x028 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	GSYNC		reserved		SYNCWAIT						reserved					
Type	R/W	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	1 1		, ,	rese	rved						SS3	SS2	SS1	SS0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31	GSYNC	R/W	0	Global Synchronize
				Value Description
				This bit initiates sampling in multiple ADC modules at the same time. Any ADC module that has been initialized by setting an SSn bit and the SYNCWAIT bit starts sampling once this bit is written.
				O This bit is cleared once sampling has been initiated.
30:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	SYNCWAIT	R/W	0	Synchronize Wait
				Value Description
				This bit allows the sample sequences to be initiated, but delays sampling until the GSYNC bit is set.
				O Sampling begins when a sample sequence has been initiated.
26:4	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	SS3	WO	-	SS3 Initiate
				Value Description
				1 Begin sampling on Sample Sequencer 3, if the sequencer is enabled in the <b>ADCACTSS</b> register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.
2	SS2	WO	-	SS2 Initiate
				Value Description
				1 Begin sampling on Sample Sequencer 2, if the sequencer is enabled in the <b>ADCACTSS</b> register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.
1	SS1	WO	-	SS1 Initiate
				Value Description
				1 Begin sampling on Sample Sequencer 1, if the sequencer is enabled in the <b>ADCACTSS</b> register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.
0	SS0	WO	-	SS0 Initiate
				Value Description
				1 Begin sampling on Sample Sequencer 0, if the sequencer is enabled in the <b>ADCACTSS</b> register.
				0 No effect.
				Only a write by software is valid; a read of this register returns no meaningful data.


# Register 11: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2 AVG consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG=7 provides unpredictable results.

#### ADC Sample Averaging Control (ADCSAC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x030

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	AVG	R/W	0x0	Hardware Averaging Control

Specifies the amount of hardware averaging that will be applied to ADC samples. The AVG field can be any value between 0 and 6. Entering a value of 7 creates unpredictable results.


Value	Description
0x0	No hardware oversampling
0x1	2x hardware oversampling
0x2	4x hardware oversampling
0x3	8x hardware oversampling
0x4	16x hardware oversampling
0x5	32x hardware oversampling
0x6	64x hardware oversampling
0x7	reserved

## Register 12: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034

This register provides status and acknowledgement of digital comparator interrupts. One bit is provided for each comparator.

ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x034 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W1C	0	Digital Comparator 7 Interrupt Status and Clear
				Value Description  1 Digital Comparator 7 has generated an interrupt.  0 No interrupt.
				This bit is cleared by writing a 1.
6	DCINT6	R/W1C	0	Digital Comparator 6 Interrupt Status and Clear  Value Description  Digital Comparator 6 has generated an interrupt.  No interrupt.
				This bit is cleared by writing a 1.
5	DCINT5	R/W1C	0	Digital Comparator 5 Interrupt Status and Clear  Value Description
				Digital Comparator 5 has generated an interrunt

Digital Comparator 5 has generated an interrupt.

0 No interrupt.

This bit is cleared by writing a 1.

Bit/Field	Name	Туре	Reset	Description
4	DCINT4	R/W1C	0	Digital Comparator 4 Interrupt Status and Clear
				Value Description  1 Digital Comparator 4 has generated an interrupt.  0 No interrupt.
				This bit is cleared by writing a 1.
3	DCINT3	R/W1C	0	Digital Comparator 3 Interrupt Status and Clear
				Value Description  1 Digital Comparator 3 has generated an interrupt.  0 No interrupt.
				This bit is cleared by writing a 1.
2	DCINT2	R/W1C	0	Digital Comparator 2 Interrupt Status and Clear
				Value Description  1 Digital Comparator 2 has generated an interrupt.  0 No interrupt.
				This bit is cleared by writing a 1.
1	DCINT1	R/W1C	0	Digital Comparator 1 Interrupt Status and Clear
				Value Description  1 Digital Comparator 1 has generated an interrupt.  0 No interrupt.
				This bit is cleared by writing a 1.
0	DCINT0	R/W1C	0	Digital Comparator 0 Interrupt Status and Clear
				Value Description  1 Digital Comparator 0 has generated an interrupt.  0 No interrupt.
				This bit is cleared by writing a 1.

# Register 13: ADC Control (ADCCTL), offset 0x038


This register configures the voltage reference. The voltage references for the conversion can be VDDA and GNDA or VREFA+ and VREFA-.

#### ADC Control (ADCCTL)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	VREF	R/W	0x0	Voltage Reference Select

Description Value

0x0 VDDA and GNDA are the voltage references.

0x1 - 0x3 The external VREFA+ and VREFA- inputs are the voltage

## Register 14: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register, along with the ADCSSEMUX0 register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. If the corresponding EMUXn bit in the ADCSSEMUX0 register is set, the MUXn field in this register selects from AIN[21:16]. When the corresponding EMUXn bit is clear, the MUXn field selects from AIN[15:0]. This register is 32 bits wide and contains information for eight possible samples.

Note: Channels AIN[31:22] do not exist on this microcontroller. Configuring MUXn to be 0xA-0xF when the corresponding EMUXn bit is set results in undefined behavior.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x040

18	19	20	21	22	23	24	25	26	27	28	29	30	31	_	
MUX4				MU	'		JX6	MU			X7	MU			
/ R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	Type Reset	
2	3	4	5	6	7	8	9	10	11	12	13	14	15	_	
I N			(1	MU	'		JX2	MU			MUX3				
/ R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	Type Reset	
		Description						oe	Ту	Bit/Field Name			В		
			ect	put Sel	Sample I	8th	0x0	N	R/	.7	MUX	31:28			
ne MUX7 field is used during the eighth sample of a sequence executed the the sample sequencer. It specifies which of the analog inputs is impled for the analog-to-digital conversion. The value set here indicates the corresponding pin, for example, a value of 0x1 when EMUX7 is clear dicates the input is AIN1. A value of 0x1 when EMUX7 is set indicates the input is AIN17.  differential sampling is enabled (the D7 bit in the ADCSSCTL0 register set), this field must be set to the pair number "i", where the paired puts are "2i and 2i+1".							with the sar sampled for the corresp indicates th the input is If differentia is set), this								
			ect	put Sel	Sample I	7th	0x0	N	R/	(6	MUX		27:24		
The MUX6 field is used during the seventh sample of a sequence executed with the sample sequencer. It specifies which of the anainputs is sampled for the analog-to-digital conversion.															
			ect	put Sel	Sample I	6th	0x0	N	R/	(5	MUX		23:20		
The MUX5 field is used during the sixth sample of a sequent with the sample sequencer. It specifies which of the ansampled for the analog-to-digital conversion.															
			ect	put Sel	Sample I	5th	0x0	N	R/	(4	MUX		19:16		
$\pi_{UX}4$ field is used during the fifth sample of a sequence executed he sample sequencer. It specifies which of the analog inputs is led for the analog-to-digital conversion.							with the sample seque								
ple on one of the of the one of the one of the of	It speci gital cor a sample es which rersion.	uencer. og-to-dig the sixth specifie tal conv the fifth specifie	nple sed the ana ect I during encer. If g-to-dig ect d during encer. If	the san bled for put Seld is use le seque analor put Seld is use le seque analor put Seld is use le seque se	suted wit ts is sam Sample I MUX5 fie the sam pled for the Sample I MUX4 fie the sam	execting the same of the same									

Bit/Field	Name	Туре	Reset	Description
15:12	MUX3	R/W	0x0	4th Sample Input Select
				The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11:8	MUX2	R/W	0x0	3rd Sample Input Select
				The MUX2 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7:4	MUX1	R/W	0x0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:0	MUX0	R/W	0x0	1st Sample Input Select The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

## Register 15: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, eighth sample, or any sample in between. This register is 32 bits wide and contains information for eight possible samples.

#### ADC Sample Sequence Control 0 (ADCSSCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x044

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Туре	R/W	R/W	R/W	R/W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type	R/W	R/W	R/W	R/W												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	TS7	R/W	0	8th Sample Temp Sensor Select
				Value Description
				1 The temperature sensor is read during the eighth sample of the sample sequence.
				The input pin specified by the <b>ADCSSMUXn</b> register is read during the eighth sample of the sample sequence.
30	IE7	R/W	0	8th Sample Interrupt Enable
				Value Description
				The raw interrupt signal (INR0 bit) is asserted at the end of the eighth sample's conversion. If the MASK0 bit in the <b>ADCIM</b> register is set, the interrupt is promoted to the interrupt controller.
				0 The raw interrupt is not asserted to the interrupt controller.
				It is legal to have multiple samples within a sequence generate interrupts.
29	END7	R/W	0	8th Sample is End of Sequence

#### Value Description

- 1 The eighth sample is the last sample of the sequence.
- 0 Another sample in the sequence is the final sample.

It is possible to end the sequence on any sample position. Software must set an  ${\tt ENDn}$  bit somewhere within the sequence. Samples defined after the sample containing a set  ${\tt ENDn}$  bit are not requested for conversion even though the fields may be non-zero.

Bit/Field	Name	Туре	Reset	Description
28	D7	R/W	0	8th Sample Diff Input Select
				Value Description
				The analog input is differentially sampled. The corresponding <b>ADCSSMUXn</b> nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1".
				0 The analog inputs are not differentially sampled.
				Because the temperature sensor does not have a differential option, this bit must not be set when the ${\tt TS7}$ bit is set.
27	TS6	R/W	0	7th Sample Temp Sensor Select
				Same definition as TS7 but used during the seventh sample.
26	IE6	R/W	0	7th Sample Interrupt Enable
				Same definition as IE7 but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence
				Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select
				Same definition as TS7 but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable
				Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable
				Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select
				Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select
				Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable
				Same definition as IE7 but used during the fourth sample.

Bit/Field	Name	Туре	Reset	Description
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select Same definition as D7 but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as TS7 but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as D7 but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.

Register 16: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 17: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 18: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 19: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

**Important:** This register is read-sensitive. See the register description for details.

This register contains the conversion results for samples collected with the sample sequencer (the ADCSSFIFO0 register is used for Sample Sequencer 0, ADCSSFIFO1 for Sequencer 1, ADCSSFIFO2 for Sequencer 2, and ADCSSFIFO3 for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the ADCOSTAT and ADCUSTAT registers.

## ADC Sample Sequence Result FIFO n (ADCSSFIFOn)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x048 Type RO, reset -

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•				rese	rved							_
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'	rese	rved	'	,	DATA										'
Type	RO															

Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	DATA	RO	_	Conversion Result Data

Register 20: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 21: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 22: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

# Register 23: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO with the head and tail pointers both pointing to index 0. The **ADCSSFSTAT0** register provides status on FIFO0, which has 8 entries; **ADCSSFSTAT1** on FIFO1, which has 4 entries;

**ADCSSFSTAT2** on FIFO2, which has 4 entries; and **ADCSSFSTAT3** on FIFO3 which has a single entry.

#### ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x04C Type RO, reset 0x0000.0100

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						, ,		rese	rved					•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		FULL		reserved		EMPTY		HP	TR			TP	TR	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:13	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	FULL	RO	0	Value Description  1 The FIFO is currently full.  0 The FIFO is not currently full.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	EMPTY	RO	1	FIFO Empty

#### Value Description

- 1 The FIFO is currently empty.
- The FIFO is not currently empty.

Bit/Field	Name	Type	Reset	Description
7:4	HPTR	RO	0x0	FIFO Head Pointer
				This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written.
				Valid values are 0x0-0x7 for FIFO0; 0x0-0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.
3:0	TPTR	RO	0x0	FIFO Tail Pointer
				This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read.
				Valid values are 0x0-0x7 for FIFO0; 0x0-0x3 for FIFO1 and FIFO2; and 0x0 for FIFO3.

# Register 24: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050

This register determines whether the sample from the given conversion on Sample Sequence 0 is saved in the Sample Sequence FIFO0 or sent to the digital comparator unit.

ADC Sample Sequence 0 Operation (ADCSSOP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x050

.,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		S7DCOP		reserved		S6DCOP		reserved		S5DCOP		reserved		S4DCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		S3DCOP		reserved		S2DCOP		reserved		S1DCOP		reserved		SODCOP
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	sit/Field		Nan	ne	Туре		Reset	Des	Description							
	31:29		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value o	served bit. f a reserve on.		
	28		S7DC	OP	R/	W	0	Sam	ple 7 D	igital Com	parato	r Operatio	n			
								Valu	ue Desc	cription						
								1	by th		⊡L bit ir	n the ADC		comparato  register,		
								0	The	eighth sai	mple is	saved in	Sample	e Sequenc	e FIFC	00.
	27:25		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value o	served bit. f a reserve on.		
	24		S6DC	OP	R/	W	0	Sam	ple 6 D	igital Com	parato	r Operatio	n			
								Sam	ne defini	tion as S7	DCOP I	out used o	during t	he sevent	h samp	ole.
	23:21		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value o	served bit. f a reserve on.		
	20		S5DC	OP	R/	W	0			-		r Operatio				
								Sam	ne defini	tion as S7	DCOP I	out used o	during t	he sixth sa	ample.	
	19:17		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value o	served bit. f a reserve on.		
	16		S4DC	OP	R/	W	0	Sam	ple 4 D	igital Com	parato	r Operatio	n			
								Sam	ne defini	tion as S7	DCOP I	out used o	during t	he fifth sa	mple.	
	15:13		reser	ved	R	0	0x0	com	patibility	with futu	re prod		value o	served bit. f a reserve on.		

Bit/Field	Name	Туре	Reset	Description
12	S3DCOP	R/W	0	Sample 3 Digital Comparator Operation  Same definition as S7DCOP but used during the fourth sample.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	S2DCOP	R/W	0	Sample 2 Digital Comparator Operation
				Same definition as S7DCOP but used during the third sample.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	S1DCOP	R/W	0	Sample 1 Digital Comparator Operation
				Same definition as S7DCOP but used during the second sample.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	S0DCOP	R/W	0	Sample 0 Digital Comparator Operation
				Same definition as S7DCOP but used during the first sample.

# Register 25: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 0, if the corresponding SnDCOP bit in the **ADCSSOP0** register is set.

ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x054

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		S7D0	CSEL			S6D0	CSEL			S5DC	SEL			S4D0	CSEL	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
		S3D0	CSEL			S2D0	CSEL	ı	'	S1D0	SEL	•	'	SODO	CSEL	'
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:28	S7DCSEL	R/W	0x0	Sample 7 Digital Comparator Select

When the S7DCOP bit in the **ADCSSOP0** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer 0.

Note: Values not listed are reserved.

		Value	Description
		0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCDCCTL0)
		0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCDCCTL1)
		0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCDCCTL2)
		0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCDCCTL3)
		0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCDCCTL4)
		0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCDCCTL5)
		0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCDCCTL6)
		0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCDCCTL7)
R/W	0x0	Sample	e 6 Digital Comparator Select
			eld has the same encodings as S7DCSEL but is used during the h sample.
DΛM	0×0	Sample	a 5 Digital Comparator Select

				seventh sample.
23:20	S5DCSEL	R/W	0x0	Sample 5 Digital Comparator Select
				This field has the same encodings as ${\tt S7DCSEL}$ but is used during the sixth sample.
19:16	S4DCSEL	R/W	0x0	Sample 4 Digital Comparator Select
				This field has the same encodings as ${\tt S7DCSEL}$ but is used during the fifth sample.
15:12	S3DCSEL	R/W	0x0	Sample 3 Digital Comparator Select
				This field has the same encodings as S7DCSEL but is used during the fourth sample.

27:24

S6DCSEL

Bit/Field	Name	Туре	Reset	Description
11:8	S2DCSEL	R/W	0x0	Sample 2 Digital Comparator Select This field has the same encodings as S7DCSEL but is used during the third sample.
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select  This field has the same encodings as S7DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select  This field has the same encodings as S7DCSEL but is used during the first sample.

# Register 26: ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0), offset 0x058

This register, along with the **ADCSSMUX0** register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. If a bit in this register is set, the corresponding MUXn field in the **ADCSSMUX0** register selects from AIN[21:16]. When a bit in this register is clear, the corresponding MUXn field selects from AIN[15:0]. This register is 32 bits wide and contains information for eight possible samples.

Note that this register is not used when the differential channel designation is used (the Dn bit is set in the ADCSSCTLO register) because the ADCSSMUXO register can select all the available pairs.

21

The EMUX6 field is used during the seventh sample of a sequence executed with the sample sequencer. This bit has the same description

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

ADC Sample Sequence Extended Input Multiplexer Select 0 (ADCSSEMUX0)

26

25

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x058 Type R/W, reset 0x0000.0000

30

31

		10301VCu		I LIVIOX7		LIVIO		LIVIOAU	AG TESETVEU			LIVIONS		1C3C1VCu		
Туре	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		EMUX3		reserved	1	EMUX2		reserved		EMUX1		reserved		EMUX0
Type	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	sit/Field 31:29		Nan		·	/pe	Reset 0x0	Soft com	patibilit	nould not r	re prod	ucts, the	value c	served bit. of a reserve	•	
	28		EMU	IX7	R	/W	0x0	8th	Sample	Input Sel	ect (Up	per Bit)				
	20 LINOXY IVVV						field is us			hth sa	mple of a s	sequen	ce			
								Valu	ue Des	cription						
								1	the	•	UX0 reg	•		rom AIN[2 le, if the MU		•
								0	AD		registe			om AIN[1]		
	27:25		reser	ved	R	RO	0x0	com	patibilit		re prod	ucts, the	value c	served bit. of a reserve	•	
	24 EMUX6 R/W 0x0		7th	Sample	Input Sel	ect (Up	per Bit)									

as EMUX7.

RO

reserved

0x0

23:21

17

16

Bit/Field	Name	Туре	Reset	Description
20	EMUX5	R/W	0x0	6th Sample Input Select (Upper Bit)  The EMUX5 field is used during the sixth sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
19:17	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	EMUX4	R/W	0x0	5th Sample Input Select (Upper Bit)  The EMUX4 field is used during the fifth sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
15:13	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	EMUX3	R/W	0x0	4th Sample Input Select (Upper Bit)  The EMUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
11:9	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	EMUX2	R/W	0x0	3rd Sample Input Select (Upper Bit)  The EMUX2 field is used during the third sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EMUX1	R/W	0x0	2th Sample Input Select (Upper Bit)  The EMUX1 field is used during the second sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EMUX0	R/W	0x0	1st Sample Input Select (Upper Bit) The EMUX0 field is used during the first sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX7.

# Register 27: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

# Register 28: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register, along with the ADCSSEMUX1 or ADCSSEMUX2 register, defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. If the corresponding EMUXn bit in the ADCSSEMUX1 or ADCSSEMUX2 register is set, the MUXn field in this register selects from AIN[21:16]. When the corresponding EMUXn bit is clear, the MUXn field selects from AIN[15:0]. These registers are 16 bits wide and contain information for four possible samples. See the ADCSSMUX0 register on page 844 for detailed bit descriptions. The ADCSSMUX1 register affects Sample Sequencer 1 and the ADCSSMUX2 register affects Sample Sequencer 2.

Note: Channels AIN[31:22] do not exist on this microcontroller. Configuring MUXn to be 0xA-0xF when the corresponding EMUXn bit is set results in undefined behavior.

#### ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x060 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ı	ı		ı	1	rese	erved							l
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MUX3 MUX2						1		ML	JX1			ML	X0	l	
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	MUX3	R/W	0x0	4th Sample Input Select
11:8	MUX2	R/W	0x0	3rd Sample Input Select
7:4	MUX1	R/W	0x0	2nd Sample Input Select
3:0	MUX0	R/W	0x0	1st Sample Input Select

# Register 29: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 30: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, fourth sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 846 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

#### ADC Sample Sequence Control 1 (ADCSSCTL1)

TS2

IE2

END2

D2

R/W

R/W

R/W

R/W

0

0

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x064

Oliset uxu	04
Type R/W,	reset 0x0000.0000

31

11

10

8

Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
110001	-	-	-	-	-	-	-		-	-	-		-	-	-	-	
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:16		reserv	/ed	R	0	0x0000	Software should not rely on the value of a reserve compatibility with future products, the value of a reserved across a read-modify-write operation.				a reserv	•				
	15		TS	3	R/	W	0	4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample.				ıple.					
	14		IE3	3	R/	W	0		4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.				ıple.				
	13		END	)3	R/	W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.									
	12		D3		R/	W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth samp				ole.					

3rd Sample Temp Sensor Select

3rd Sample Interrupt Enable

3rd Sample is End of Sequence

3rd Sample Diff Input Select

Same definition as TS7 but used during the third sample.

Same definition as IE7 but used during the third sample.

Same definition as END7 but used during the third sample.

Same definition as D7 but used during the third sample.

reserved

Bit/Field	Name	Type	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select Same definition as TS7 but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select Same definition as D7 but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence Same definition as END7 but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.

# Register 31: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 Register 32: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090

This register determines whether the sample from the given conversion on Sample Sequence n is saved in the Sample Sequence n FIFO or sent to the digital comparator unit. The ADCSSOP1 register controls Sample Sequencer 1 and the ADCSSOP2 register controls Sample Sequencer 2.

#### ADC Sample Sequence 1 Operation (ADCSSOP1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x070

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved					' '				
Type	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO		
Reset					0											0		
[	15	14 reserved	13	12 S3DCOP	11	10 reserved	9	8 S2DCOP	7	6 reserved	5	4 S1DCOP	3	2 reserved	1	0 S0DCOP		
<b>[</b> Туре	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
В	Bit/Field Name Type		pe	Reset	Des	Description												
	31:13		reser	ved	R	0	0x0000.0							served bit.				
										y with futu across a re				of a reserve	ed bit s	hould be		
								•				•						
	12		S3DC	OP	R/	W	0	San	nple 3 D	igital Com	parato	r Operatio	n					
								Val	ue Des	cription								
								1						comparato				
										ne sadesi ot written t			SSDC	<b>0n</b> register	r, and ti	ne value		
								0 The fourth sample is saved in Sample						e Sequenc	e FIFC	n.		
	11:9		reser	ved	R	0	0x0							served bit.				
										y with futu across a re			value of a reserved bit should be					
								pres	serveu a	icioss a re	au-IIIO	ully-write	operat	1011.				
	8		S2DC	OP	R/	W	0		•	igital Com	•	•						
								San	ne defin	ition as S3	BDCOP I	out used o	during 1	the third sa	ample.			
	7:5		reser	ved	R	0	0x0							served bit.				
										y with futu across a re				of a reserve	ed bit s	hould be		
								picc	oci ved e	101033 & 10	au-mo	any-write	орстат	1011.				
	4		S1DC	OP	R/	W	0		•	igital Com	•	•						
								Same definition as S3DCOP but used during the second sam				samp	le.					
	3:1		reser	ved	R	0	0x0				-			served bit.				
							compatibility with preserved across			•	•	-			ea bit s	nould be		
	0		CODO	·OD	Г.	۱۸/	0	•				•						
	0		SODC	,UP	R/	٧٧	0		•	igital Com	•	•		the first sa	mnle			
								Gan	.o aciiii	43 53	,DCOF I	Jai asca (	adining i		pic.			

## Register 33: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074

## Register 34: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094

These registers determine which digital comparator receives the sample from the given conversion on Sample Sequence n if the corresponding SnDCOP bit in the ADCSSOPn register is set. The ADCSSDC1 register controls the selection for Sample Sequencer 1 and the ADCSSDC2 register controls the selection for Sample Sequencer 2.

ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x074

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved I							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		S3D0	CSEL	ı	'	S2D0	CSEL	1		S1D0	SEL			SODO	SEL	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	S3DCSEL	R/W	0x0	Sample 3 Digital Comparator Select

When the S3DCOP bit in the ADCSSOPn register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer n.

Note: Values not listed are reserved.

Bit/Field	Name	Туре	Reset	Description
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select  This field has the same encodings as S3DCSEL but is used during the second sample.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select  This field has the same encodings as S3DCSEL but is used during the first sample.

# Register 35: ADC Sample Sequence Extended Input Multiplexer Select 1 (ADCSSEMUX1), offset 0x078

# Register 36: ADC Sample Sequence Extended Input Multiplexer Select 2 (ADCSSEMUX2), offset 0x098

This register, along with the ADCSSMUX1 or ADCSSMUX2 register, defines the analog input configuration for each sample in a sequence executed with either Sample Sequencer 1 or 2. If a bit in this register is set, the corresponding MUXn field in the ADCSSMUX1 or ADCSSMUX2 register selects from AIN[21:16]. When a bit in this register is clear, the corresponding MUXn field selects from AIN[15:0]. This register is 16 bits wide and contains information for four possible samples. The ADCSSEMUX1 register controls Sample Sequencer 1 and the ADCSSEMUX2 register controls Sample Sequencer 2.

Note that this register is not used when the differential channel designation is used (the  $\mathtt{Dn}$  bit is set in the **ADCSSCTL1** or **ADCSSCTL2** register) because the **ADCSSMUX1** or **ADCSSMUX2** register can select all the available pairs.

#### ADC Sample Sequence Extended Input Multiplexer Select 1 (ADCSSEMUX1)

Type

RO

Reset

0x0

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x078 Type R/W, reset 0x0000.0000

Bit/Field

Name

reserved

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						' '		rese	rved	' '						
Туре	RO	RO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		EMUX3		reserved		EMUX2		reserved		EMUX1		reserved		EMUX0
Type Reset	RO 0	RO 0	RO 0	R/W 0												

31:13	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	EMUX3	R/W	0x0	4th Sample Input Select (Upper Bit)

Description

The  ${\tt EMUX3}$  field is used during the fourth sample of a sequence executed with the sample sequencer.

#### Value Description

- The fourth sample input is selected from AIN[21:16] using the ADCSSMUX1 or ADCSSMUX2 register. For example, if the MUX3 field is 0x0, AIN16 is selected.
- The fourth sample input is selected from AIN[15:0] using the ADCSSMUX1 or ADCSSMUX2 register. For example, if the MUX3 field is 0x0, AIN0 is selected.

Software should not rely on the value of	of a reserved bit. To provide
compatibility with future products, the	value of a reserved bit should be
preserved across a read-modify-write	operation.

11:9

Bit/Field	Name	Туре	Reset	Description
8	EMUX2	R/W	0x0	3rd Sample Input Select (Upper Bit)  The EMUX2 field is used during the third sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX3.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EMUX1	R/W	0x0	2th Sample Input Select (Upper Bit)  The EMUX1 field is used during the second sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX3.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EMUX0	R/W	0x0	1st Sample Input Select (Upper Bit)  The EMUX0 field is used during the first sample of a sequence executed with the sample sequencer. This bit has the same description as EMUX3.

# Register 37: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register, along with the **ADCSSEMUX3** register, defines the analog input configuration for the sample in a sequence executed with Sample Sequencer 3. If the EMUX0 bit in the **ADCSSEMUX3** register is set, the MUX0 field in this register selects from AIN[21:16]. When the EMUX0 bit is clear, the MUX0 field selects from AIN[15:0]. This register is four bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 844 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A0

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		<b>!</b>	•	•		reserved								MU	X0	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0

Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	MUX0	R/W	0	1st Sample Input Select

# Register 38: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The ENDO bit is always set as this sequencer can execute only one sample. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSCTLO** register on page 846 for detailed bit descriptions.

## ADC Sample Sequence Control 3 (ADCSSCTL3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A4 Type R/W, reset 0x0000.0002



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
				· ·
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as IE7 but used during the first sample.
1	END0	R/W	1	1st Sample is End of Sequence
				Same definition as END7 but used during the first sample.
				Because this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as D7 but used during the first sample.

# Register 39: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0


This register determines whether the sample from the given conversion on Sample Sequence 3 is saved in the Sample Sequence 3 FIFO or sent to the digital comparator unit.

ADC Sample Sequence 3 Operation (ADCSSOP3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x0B0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SODCOP	R/W	0	Sample 0 Digital Comparator Operation

#### Value Description


- The sample is sent to the digital comparator unit specified by the SODCSEL bit in the ADCSSDC03 register, and the value is not written to the FIFO.
- 0 The sample is saved in Sample Sequence FIFO3.

# Register 40: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 3 if the corresponding SnDCOP bit in the **ADCSSOP3** register is set.

ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B4 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select

When the SODCOP bit in the **ADCSSOP3** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the sample from Sample Sequencer 3.

Note: Values not listed are reserved.

Value	Description
0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0)
0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1)
0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2)
0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3)
0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4)
0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5)
0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6)
0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)

# Register 41: ADC Sample Sequence Extended Input Multiplexer Select 3 (ADCSSEMUX3), offset 0x0B8


This register, along with the **ADCSSMUX3** register, defines the analog input configuration for the sample in a sequence executed with Sample Sequencer 3. If EMUX0 is set, the MUX0 field in the **ADCSSMUX3** register selects from AIN[21:16]. When EMUX0 is clear, the MUX0 field selects from AIN[15:0]. This register is 1 bit wide and contains information for one possible sample.

Note that this register is not used when the differential channel designation is used (the Dn bit is set in the **ADCSSCTL3** register) because the **ADCSSMUX3** register can select all the available pairs.

ADC Sample Sequence Extended Input Multiplexer Select 3 (ADCSSEMUX3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B8

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EMUX0	R/W	0x0	1st Sample Input Select (Upper Bit)

The  ${\tt EMUX0}$  field is used during the only sample of a sequence executed with the sample sequencer.

#### Value Description

- The sample input is selected from AIN[21:16] using the ADCSSMUX3 register. For example, if the MUX0 field is 0x0, AIN16 is selected.
- The sample input is selected from AIN[15:0] using the ADCSSMUX3 register. For example, if the MUX0 field is 0x0, AIN0 is selected.

# Register 42: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00

This register provides the ability to reset any of the digital comparator interrupt or trigger functions back to their initial conditions. Resetting these functions ensures that the data that is being used by the interrupt and trigger functions in the digital comparator unit is not stale.


ADC Digital Comparator Reset Initial Conditions (ADCDCRIC)

DCTRIG7

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xD00

23

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0

Value Description

Digital Comparator Trigger 7

Resets the Digital Comparator 7 trigger unit to its initial conditions.

No effect. 0

When the trigger has been cleared, this bit is automatically cleared.

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used. After setting this bit, software should wait until the bit clears before continuing.

22 DCTRIG6 R/W 0 Digital Comparator Trigger 6

R/W

Value Description

1 Resets the Digital Comparator 6 trigger unit to its initial conditions.

0 No effect.

When the trigger has been cleared, this bit is automatically cleared.

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
21	DCTRIG5	R/W	0	Digital Comparator Trigger 5
				Value Description
				<ol> <li>Resets the Digital Comparator 5 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
20	DCTRIG4	R/W	0	Digital Comparator Trigger 4
				Value Description
				<ol> <li>Resets the Digital Comparator 4 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
19	DCTRIG3	R/W	0	Digital Comparator Trigger 3
				Value Description
				1 Resets the Digital Comparator 3 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
18	DCTRIG2	R/W	0	Digital Comparator Trigger 2
				Value Description
				<ol> <li>Resets the Digital Comparator 2 trigger unit to its initial conditions.</li> </ol>
				0 No effect.

When the trigger has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new

sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
17	DCTRIG1	R/W	0	Digital Comparator Trigger 1
				Value Description
				1 Resets the Digital Comparator 1 trigger unit to its initial conditions.
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
16	DCTRIG0	R/W	0	Digital Comparator Trigger 0
				Value Description
				<ol> <li>Resets the Digital Comparator 0 trigger unit to its initial conditions.</li> </ol>
				0 No effect.
				When the trigger has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W	0	Digital Comparator Interrupt 7
				Value Description
				<ol> <li>Resets the Digital Comparator 7 interrupt unit to its initial conditions.</li> </ol>
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
6	DCINT6	R/W	0	Digital Comparator Interrupt 6
				Value Description
				<ol> <li>Resets the Digital Comparator 6 interrupt unit to its initial conditions.</li> </ol>
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC

conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting

a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
5	DCINT5	R/W	0	Digital Comparator Interrupt 5
				Value Description
				<ol> <li>Resets the Digital Comparator 5 interrupt unit to its initial conditions.</li> </ol>
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
4	DCINT4	R/W	0	Digital Comparator Interrupt 4
				Value Description
				<ol> <li>Resets the Digital Comparator 4 interrupt unit to its initial conditions.</li> </ol>
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
3	DCINT3	R/W	0	Digital Comparator Interrupt 3
				Value Description
				1 Resets the Digital Comparator 3 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
2	DCINT2	R/W	0	Digital Comparator Interrupt 2
				Value Description
				1 Resets the Digital Comparator 2 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC

When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
1	DCINT1	R/W	0	Digital Comparator Interrupt 1
				Value Description
				1 Resets the Digital Comparator 1 interrupt unit to its initial conditions.
				0 No effect.
				When the interrupt has been cleared, this bit is automatically cleared.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
0	DCINT0	R/W	0	Digital Comparator Interrupt 0
				Value Description
				1 Resets the Digital Comparator 0 interrupt unit to its initial conditions.
				0 No effect.


When the interrupt has been cleared, this bit is automatically cleared. Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Register 43: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 Register 44: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 Register 45: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 Register 46: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C Register 47: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 Register 48: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 Register 49: ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 Register 50: ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C

This register provides the comparison encodings that generate an interrupt.

## ADC Digital Comparator Control 0 (ADCDCCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE00 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	CIE	R/W	0	Comparison Interrupt Enable

#### Value Description

- Enables the comparison interrupt. The ADC conversion data is used to determine if an interrupt should be generated according to the programming of the CIC and CIM fields.
- 0 Disables the comparison interrupt. ADC conversion data has no effect on interrupt generation.

is cleared by entering the opposite operational region.

Bit/Field	Name	Туре	Reset	Description
3:2	CIC	R/W	0x0	Comparison Interrupt Condition  This field specifies the operational region in which an interrupt is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers.
				Value Description
				0x0 Low Band
				ADC Data < COMP0 ≤ COMP1
				0x1 Mid Band
				COMP0 ≤ ADC Data < COMP1
				0x2 reserved
				0x3 High Band
				COMP0 < COMP1 ≤ ADC Data
1:0	CIM	R/W	0x0	Comparison Interrupt Mode  This field specifies the mode by which the interrupt comparison is made.
				Value Description
				0x0 Always
				This mode generates an interrupt every time the ADC conversion data falls within the selected operational region.
				0x1 Once
				This mode generates an interrupt the first time that the ADC conversion data enters the selected operational region.
				0x2 Hysteresis Always
				This mode generates an interrupt when the ADC conversion data falls within the selected operational region and continues to generate the interrupt until the hysteresis condition is cleared by entering the opposite operational region.
				0x3 Hysteresis Once
				This mode generates an interrupt the first time that the ADC conversion data falls within the selected operational region. No additional interrupts are generated until the hysteresis condition

Register 51: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 Register 52: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 Register 53: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 Register 54: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C Register 55: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 Register 56: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 Register 57: ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 Register 58: ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C

This register defines the comparison values that are used to determine if the ADC conversion data falls in the appropriate operating region.

**Note:** The value in the COMP1 field must be greater than or equal to the value in the COMP0 field or unexpected results can occur.

#### ADC Digital Comparator Range 0 (ADCDCCMP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE40 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		rese	rved					1		CON	MP1				I	
Туре	RO	RO	RO	RO	R/W											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved							CON	MP0	•			ı	'
Type	RO	RO	RO	RO	R/W											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27:16	COMP1	R/W	0x000	Compare 1
				The value in this field is compared against the ADC conversion data. The result of the comparison is used to determine if the data lies within the high-band region.
				Note that the value of ${\tt COMP1}$ must be greater than or equal to the value of ${\tt COMP0}.$
15:12	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	COMP0	R/W	0x000	Compare 0

The value in this field is compared against the ADC conversion data. The result of the comparison is used to determine if the data lies within the low-band region.

# Register 59: ADC Peripheral Properties (ADCPP), offset 0xFC0

The **ADCPP** register provides information regarding the properties of the ADC module.

# ADC Peripheral Properties (ADCPP)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC0 Type RO, reset 0x00B0.2167

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		rese	rved	1	1	1	TS		1	RSL		1	TY	r PE
Туре	-	-	-	-	-	-	-	-	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		)C		ı		ı	C	H	1	1		M	SR	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	Λ	0	1	0	0	0	0	1	0	1	1	0	0	1	1	1

Bit/Field	Name	Type	Reset	Description
31:24	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	TS	RO	0x1	Temperature Sensor
				Value Description
				1 The ADC module has a temperature sensor.
				0 The ADC module does not have a temperature sensor.
				This field provides the similar information as the legacy <b>DC1</b> register TEMPSNS bit.
22:18	RSL	RO	0xC	Resolution
				This field specifies the maximum number of binary bits used to represent the converted sample. The field is encoded as a binary value, in the range of 0 to 32 bits.
17:16	TYPE	RO	0x0	ADC Architecture
				Value Description
				0x0 SAR
				0x1 - 0x3 Reserved
15:10	DC	RO	0x8	Digital Comparator Count
				This field specifies the number of ADC digital comparators available to the converter. The field is encoded as a binary value, in the range of 0

to 63. This field provides similar information to the legacy  ${\hbox{\bf DC9}}$  register  ${\hbox{\tt ADCnDCn}}$  bits.

Name	Туре	Reset	Description
СН	RO	0x16	ADC Channel Count  This field specifies the number of ADC input channels available to the converter. This field is encoded as a binary value, in the range of 0 to 63.  This field provides similar information to the legacy <b>DC3</b> and <b>DC8</b> register ADCnAINn bits.
MSR	RO	0x7	Maximum ADC Sample Rate  This field specifies the maximum number of ADC conversions per second. The MSR field is encoded as follows:
			Value         Description           0x0         Reserved           0x1         125 ksps           0x2         Reserved           0x3         250 ksps           0x4         Reserved           0x5         500 ksps           0x6         Reserved           0x7         1 Msps           0x8 - 0xF         Reserved
	СН	CH RO	CH RO 0x16


# Register 60: ADC Peripheral Configuration (ADCPC), offset 0xFC4

The ADCPC register provides information regarding the configuration of the peripheral.

ADC Peripheral Configuration (ADCPC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC4

Type R/W, reset 0x0000.0007



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	SR	R/W	0x7	ADC Sample Rate

This field specifies the number of ADC conversions per second and is used in Run, Sleep, and Deep-sleep modes. The field encoding is based on the legacy **RCGC0** register encoding. The programmed sample rate cannot exceed the maximum sample rate specified by the MSR field in the **ADCPP** register. The SR field is encoded as follows:

Value	Description
0x0	Reserved
0x1	125 ksps
0x2	Reserved
0x3	250 ksps
0x4	Reserved
0x5	500 ksps
0x6	Reserved
0x7	1 Msps
0x8 - 0xF	Reserved


# Register 61: ADC Clock Configuration (ADCCC), offset 0xFC8

The ADCCC register controls the clock source for the ADC module.

ADC Clock Configuration (ADCCC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xFC8

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	CS	R/W	0	ADC Clock Source

The following table specifies the clock source that generates the ADC clock input, see Figure 5-5 on page 215.

Value Description

0x0 Either the 16-MHz system clock (if the PLL bypass is in effect) or the 16 MHz clock derived from PLL ÷ 25 (default).

Note that when the PLL is bypassed, the system clock must be at least 16 MHz.

0x1 PIOSC

The PIOSC provides a 16-MHz clock source for the ADC. If the PIOSC is used as the clock source, the ADC module can continue to operate in Deep-Sleep mode.

0x2 - 0xF Reserved

# 14 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris<sup>®</sup> LM4F122E5QC controller includes eight Universal Asynchronous Receiver/Transmitter (UART) with the following features:

- Programmable baud-rate generator allowing speeds up to 5 Mbps for regular speed (divide by 16) and 10 Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
  - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
  - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
  - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Modem flow control and status (on UART1)
- LIN protocol support
- EIA-485 9-bit support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive

- Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
- Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

# 14.1 Block Diagram

Figure 14-1. UART Module Block Diagram



# 14.2 Signal Description

The following table lists the external signals of the UART module and describes the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the UORX and UOTX pins which default to the UART function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 669) should be set to choose the UART function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 687) to assign the UART signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOS)" on page 646.

Table 14-1. Signals for UART (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
UORx	26	PA0 (1)	I	TTL	UART module 0 receive.
UOTx	27	PA1 (1)	0	TTL	UART module 0 transmit.
U1CTS	24 41	PC5 (8) PF1 (1)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
U1DCD	42	PF2 (1)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
Uldsr	43	PF3 (1)	I	TTL	UART module 1 Data Set Ready modem output control line.
Uldtr	39	PF4 (1)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
Ulri	90	PE7 (1)	I	TTL	UART module 1 Ring Indicator modem status input signal.
Ulrts	25 40	PC4 (8) PF0 (1)	0	TTL	UART module 1 Request to Send modem flow control output line.
U1Rx	25 70	PC4 (2) PB0 (1)	I	TTL	UART module 1 receive.
UlTx	24 71	PC5 (2) PB1 (1)	0	TTL	UART module 1 transmit.
U2Rx	74 99	PG4 (1) PD6 (1)	1	TTL	UART module 2 receive.
U2Tx	75 100	PG5 (1) PD7 (1)	0	TTL	UART module 2 transmit.
U3Rx	23	PC6 (1)	ļ	TTL	UART module 3 receive.
U3Tx	22	PC7 (1)	0	TTL	UART module 3 transmit.
U4Rx	25 68	PC4 (1) PJ0 (1)	I	TTL	UART module 4 receive.
U4Tx	24 69	PC5 (1) PJ1 (1)	0	TTL	UART module 4 transmit.
U5Rx	11 95	PJ2 (1) PE4 (1)	I	TTL	UART module 5 receive.
U5Tx	96	PE5 (1)	0	TTL	UART module 5 transmit.
U6Rx	97	PD4 (1)	I	TTL	UART module 6 receive.
U6Tx	98	PD5 (1)	0	TTL	UART module 6 transmit.
U7Rx	15	PE0 (1)	1	TTL	UART module 7 receive.
U7Tx	14	PE1 (1)	0	TTL	UART module 7 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 14.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 910). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART module also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the **UARTCTL** register.

# 14.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 14-2 on page 886 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 14-2. UART Character Frame



#### 14.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 906) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 907). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.)

```
BRD = BRDI + BRDF = UARTSysClk / (ClkDiv * Baud Rate)
```

where <code>UARTSysClk</code> is the system clock connected to the UART, and <code>ClkDiv</code> is either 16 (if <code>HSE</code> in <code>UARTCTL</code> is clear) or 8 (if <code>HSE</code> is set).

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 8x or 16x the baud-rate (referred to as Baud8 and Baud16, depending on the setting of the HSE bit (bit 5) in **UARTCTL**). This reference clock is divided by 8 or 16 to generate the transmit clock, and is used for error detection during receive operations. Note that the state of the HSE bit has no effect on clock generation in ISO 7816 smart card mode (when the SMART bit in the **UARTCTL** register is set).

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 908), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

#### 14.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 902) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx signal is continuously 1), and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 or fourth cycle of Baud8 depending on the setting of the HSE bit (bit 5) in **UARTCTL** (described in "Transmit/Receive Logic" on page 886).

The start bit is valid and recognized if the  $\mathtt{UnRx}$  signal is still low on the eighth cycle of  $\mathtt{Baud16}$  (HSE clear) or the fourth cycle of Baud 8 (HSE set), otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of  $\mathtt{Baud16}$  or 8th cycle of  $\mathtt{Baud8}$  (that is, one bit period later) according to the programmed length of the data characters and value of the  $\mathtt{HSE}$  bit in **UARTCTL**. The parity bit is then checked if parity mode is enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if the UnRx signal is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO along with any error bits associated with that word.

# 14.3.4 **Serial IR (SIR)**

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream and a half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output and decoded input to the UART. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol. These signals should be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception. The SIR block has two modes of operation:

■ In normal IrDA mode, a zero logic level is transmitted as a high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW and driving the UART input pin LOW.

In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 905 for more information on IrDA low-power pulse-duration configuration.

Figure 14-3 on page 888 shows the UART transmit and receive signals, with and without IrDA modulation.

Data bits Start Stop bit bit UnTx 0 UnTx with IrDA 3 16 Bit period Bit period UnRx with IrDA UnRx O 0 Start Data bits Stop

Figure 14-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10-ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency or receiver setup time.

# 14.3.5 ISO 7816 Support

The UART offers basic support to allow communication with an ISO 7816 smartcard. When bit 3 (SMART) of the **UARTCTL** register is set, the UnTx signal is used as a bit clock, and the UnRx signal is used as the half-duplex communication line connected to the smartcard. A GPIO signal can be used to generate the reset signal to the smartcard. The remaining smartcard signals should be provided by the system design. The maximum clock rate in this mode is system clock / 16.

When using ISO 7816 mode, the **UARTLCRH** register must be set to transmit 8-bit words (WLEN bits 6:5 configured to 0x3) with EVEN parity (PEN set and EPS set). In this mode, the UART automatically uses 2 stop bits, and the STP2 bit of the **UARTLCRH** register is ignored.

If a parity error is detected during transmission, UnRx is pulled Low during the second stop bit. In this case, the UART aborts the transmission, flushes the transmit FIFO and discards any data it contains, and raises a parity error interrupt, allowing software to detect the problem and initiate retransmission of the affected data. Note that the UART does not support automatic retransmission in this case.

# 14.3.6 Modem Handshake Support

This section describes how to configure and use the modem flow control and status signals for UART1 when connected as a DTE (data terminal equipment) or as a DCE (data communications equipment). In general, a modem is a DCE and a computing device that connects to a modem is the DTE.

# 14.3.6.1 **Signaling**

The status signals provided by UART1 differ based on whether the UART is used as a DTE or DCE. When used as a DTE, the modem flow control and status signals are defined as:

- UICTS is Clear To Send
- UIDSR is Data Set Ready
- ŪIDCD is Data Carrier Detect
- ŪIRĪ is Ring Indicator
- ŪIRTS is Request To Send
- U1DTR is Data Terminal Ready

When used as a DCE, the the modem flow control and status signals are defined as:

- UICTS is Request To Send
- UIDSR is Data Terminal Ready
- ŪIRTS is Clear To Send
- UIDTR is Data Set Ready

Note that the support for DCE functions Data Carrier Detect and Ring Indicator are not provided. If these signals are required, their function can be emulated by using a general-purpose I/O signal and providing software support.

#### **14.3.6.2** Flow Control

Flow control can be accomplished by either hardware or software. The following sections describe the different methods.

# Hardware Flow Control (RTS/CTS)

Hardware flow control between two devices is accomplished by connecting the  $\overline{\mathtt{U1RTS}}$  output to the Clear-To-Send input on the receiving device, and connecting the Request-To-Send output on the receiving device to the  $\overline{\mathtt{U1CTS}}$  input.

The  $\overline{\mathtt{U1CTS}}$  input controls the transmitter. The transmitter may only transmit data when the  $\overline{\mathtt{U1CTS}}$  input is asserted. The  $\overline{\mathtt{U1RTS}}$  output signal indicates the state of the receive FIFO.  $\overline{\mathtt{U1CTS}}$  remains asserted until the preprogrammed watermark level is reached, indicating that the Receive FIFO has no space to store additional characters.

The **UARTCTL** register bits 15 (CTSEN) and 14 (RTSEN) specify the flow control mode as shown in Table 14-2 on page 890.

**Table 14-2. Flow Control Mode** 

CTSEN	RTSEN	Description	
1	1	RTS and CTS flow control enabled	
1	0	Only CTS flow control enabled	
0	1	Only RTS flow control enabled	
0	0	Both RTS and CTS flow control disabled	

Note that when RTSEN is 1, software cannot modify the  $\overline{\mathtt{UIRTS}}$  output value through the **UARTCTL** register Request to Send (RTS) bit, and the status of the RTS bit should be ignored.


## Software Flow Control (Modem Status Interrupts)

Software flow control between two devices is accomplished by using interrupts to indicate the status of the UART. Interrupts may be generated for the  $\overline{\mathtt{UIDSR}}$ ,  $\overline{\mathtt{UIDCD}}$ ,  $\overline{\mathtt{UICTS}}$ , and  $\overline{\mathtt{UIRI}}$  signals using bits 3:0 of the **UARTIM** register, respectively. The raw and masked interrupt status may be checked using the **UARTRIS** and **UARTMIS** register. These interrupts may be cleared using the **UARTICR** register.

# 14.3.7 LIN Support

The UART module offers hardware support for the LIN protocol as either a master or a slave. The LIN mode is enabled by setting the LIN bit in the **UARTCTL** register. A LIN message is identified by the use of a Sync Break at the beginning of the message. The Sync Break is a transmission of a series of 0s. The Sync Break is followed by the Sync data field (0x55). Figure 14-4 on page 890 illustrates the structure of a LIN message.

Figure 14-4. LIN Message



The UART should be configured as followed to operate in LIN mode:

- 1. Configure the UART for 1 start bit, 8 data bits, no parity, and 1 stop bit. Enable the Transmit FIFO.
- 2. Set the LIN bit in the **UARTCTL** register.

When preparing to send a LIN message, the TXFIFO should contain the Sync data (0x55) at FIFO location 0 and the Identifier data at location 1, followed by the data to be transmitted, and with the checksum in the final FIFO entry.

#### 14.3.7.1 LIN Master


The UART is enabled to be the LIN master by setting the MASTER bit in the **UARTLCTL** register. The length of the Sync Break is programmable using the BLEN field in the **UARTLCTL** register and can be 13-16 bits (baud clock cycles).

#### 14.3.7.2 LIN Slave

The LIN UART slave is required to adjust its baud rate to that of the LIN master. In slave mode, the LIN UART recognizes the Sync Break, which must be at least 13 bits in duration. A timer is provided to capture timing data on the 1st and 5th falling edges of the Sync field so that the baud rate can be adjusted to match the master.

After detecting a Sync Break, the UART waits for the synchronization field. The first falling edge generates an interrupt using the LMEIRIS bit in the **UARTRIS** register, and the timer value is captured and stored in the **UARTLSS** register (T1). On the fifth falling edge, a second interrupt is generated using the LME5RIS bit in the **UARTRIS** register, and the timer value is captured again (T2). The actual baud rate can be calculated using (T2-T1)/8, and the local baud rate should be adjusted as needed. Figure 14-5 on page 891 illustrates the synchronization field.

Figure 14-5. LIN Synchronization Field



## 14.3.8 9-Bit UART Mode

The UART provides a 9-bit mode that is enabled with the 9BITEN bit in the **UART9BITADDR** register. This feature is useful in a multi-drop configuration of the UART where a single master connected to multiple slaves can communicate with a particular slave through its address or address range along with a qualifier for an address byte. All the slaves check for the address qualifier in the place of the parity bit and, if set, then compare the byte received with the preprogrammed address. If the address matches, then it receives or sends further data. If the address does not match, it drops the address byte and any subsequent data bytes. If the UART is in 9-bit mode, then the receiver operates with no parity mode. The address can be predefined to match with the received byte and it can be configured with the **UART9BITADDR** register. The matching can be extended to an address range using the address mask **UART9BITAMASK** that is ANDed with **UART9BITADDR** to form the range. By default, the **UART9BITAMASK** is 0xFF.

If the byte received that follows 9th bit set then it will be compared with <code>UART9BITADDRRNG</code> (address range read-only status register). Upon not finding a match, the rest of the data bytes with the 9th bit cleared are dropped. If a match is found, then an interrupt is generated to the NVIC for further action. The subsequent data bytes with the cleared 9th bit are stored in the FIFO. Software can mask this interrupt in case <code>µDMA</code> and/or FIFO operations are enabled for this instance and processor

intervention is not required. All the send transactions with 9-bit mode are data bytes and the 9th bit is cleared. Software can override the 9th bit to be set (to indicate address) by overriding the parity settings to sticky parity with odd parity enabled for a particular byte. To match the transmission time with correct parity settings, the address byte can be transmitted as a single then a burst transfer. The Transmit FIFO does not hold the address/data bit, hence software should take care of enabling the address bit appropriately.

# 14.3.9 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 897). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 908).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 902) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits), and the **UARTRSR** register shows overrun status via the OE bit. If the FIFOs are disabled, the empty and full flags are set according to the status of the 1-byte-deep holding registers.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 914). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include ½, ¼, ½, ¾, and ⅙. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

# 14.3.10 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the **UARTIFLS** register is met, or if the EOT bit in **UARTCTL** is set, when the last bit of all transmitted data leaves the serializer)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 924).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 916) by setting the corresponding IM bits. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 920).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by writing a 1 to the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 928).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

# 14.3.11 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work by setting the LBE bit in the **UARTCTL** register (see page 910). In loopback mode, data transmitted on the  $\mathtt{UnTx}$  output is received on the  $\mathtt{UnRx}$  input. Note that the LBE bit should be set before the UART is enabled.

# 14.3.12 DMA Operation

The UART provides an interface to the  $\mu$ DMA controller with separate channels for transmit and receive. The DMA operation of the UART is enabled through the **UART DMA Control** (**UARTDMACTL**) register. When DMA operation is enabled, the UART asserts a DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is at or above the FIFO trigger level configured in the **UARTIFLS** register. For the transmit channel, a single transfer request is asserted whenever there is at least one empty location in the transmit FIFO. The burst request is asserted whenever the transmit FIFO contains fewer characters than the FIFO trigger level. The single and burst DMA transfer requests are handled automatically by the  $\mu$ DMA controller depending on how the DMA channel is configured.

To enable DMA operation for the receive channel, set the RXDMAE bit of the **DMA Control** (**UARTDMACTL**) register. To enable DMA operation for the transmit channel, set the TXDMAE bit of the **UARTDMACTL** register. The UART can also be configured to stop using DMA for the receive channel if a receive error occurs. If the DMAERR bit of the **UARTDMACR** register is set and a receive error occurs, the DMA receive requests are automatically disabled. This error condition can be cleared by clearing the appropriate UART error interrupt.

If DMA is enabled, then the  $\mu$ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the UART interrupt vector. Therefore, if interrupts are used for UART operation and DMA is enabled, the UART interrupt handler must be designed to handle the  $\mu$ DMA completion interrupt.

See "Micro Direct Memory Access ( $\mu$ DMA)" on page 582 for more details about programming the  $\mu$ DMA controller.

# 14.4 Initialization and Configuration

To enable and initialize the UART, the following steps are necessary:

- 1. Enable the UART module using the **RCGCUART** register (see page 380).
- **2.** Enable the clock to the appropriate GPIO module via the **RCGCGPIO** register (see page 375). To find out which GPIO port to enable, refer to Table 21-5 on page 1183.
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 669). To determine which GPIOs to configure, see Table 21-4 on page 1177.

- **4.** Configure the GPIO current level and/or slew rate as specified for the mode selected (see page 671 and page 679).
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the UART signals to the appropriate pins (see page 687 and Table 21-5 on page 1183).

To use the UART, the peripheral clock must be enabled by setting the appropriate bit in the **RCGCUART** register (page 380). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGCGPIO** register (page 375) in the System Control module. To find out which GPIO port to enable, refer to Table 21-5 on page 1183.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz, and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), because the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 886, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 906) should be set to 10 decimal or 0xA. The value to be loaded into the **UARTFBRD** register (see page 907) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 582) and enable the DMA option(s) in the **UARTDMACTL** register.
- **6.** Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

# 14.5 Register Map

Table 14-3 on page 895 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000
UART1: 0x4000.D000
UART2: 0x4000.E000
UART3: 0x4000.F000
UART4: 0x4001.0000
UART5: 0x4001.1000
UART6: 0x4001.2000
UART7: 0x4001.3000

Note that the UART module clock must be enabled before the registers can be programmed (see page 380). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

**Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 910) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 14-3. UART Register Map

Offset	Name	Type	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	897
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	899
0x018	UARTFR	RO	0x0000.0090	UART Flag	902
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	905
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	906
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	907
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	908
0x030	UARTCTL	R/W	0x0000.0300	UART Control	910
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	914
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	916
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	920
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	924
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	928
0x048	UARTDMACTL	R/W	0x0000.0000	UART DMA Control	930
0x090	UARTLCTL	R/W	0x0000.0000	UART LIN Control	931
0x094	UARTLSS	RO	0x0000.0000	UART LIN Snap Shot	932
0x098	UARTLTIM	RO	0x0000.0000	UART LIN Timer	933
0x0A4	UART9BITADDR	R/W	0x0000.0000	UART 9-Bit Self Address	934

Table 14-3. UART Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0x0A8	UART9BITAMASK	R/W	0x0000.00FF	UART 9-Bit Self Address Mask	935
0xFC0	UARTPP	RO	0x0000.0003	UART Peripheral Properties	936
0xFC8	UARTCC	R/W	0x0000.0000	UART Clock Configuration	937
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	938
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	939
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	940
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	941
0xFE0	UARTPeriphID0	RO	0x0000.0060	UART Peripheral Identification 0	942
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	943
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	944
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	945
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	946
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	947
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	948
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	949

# 14.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

# Register 1: UART Data (UARTDR), offset 0x000

**Important:** This register is read-sensitive. See the register description for details.

This register is the data register (the interface to the FIFOs).


For transmitted data, if the FIFO is enabled, data written to this location is pushed onto the transmit FIFO. If the FIFO is disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If the FIFO is disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

#### **UART Data (UARTDR)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 UART7 base: 0x4001.3000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	OE	RO	0	UART Overrun Error

#### Value Description

- New data was received when the FIFO was full, resulting in data loss.
- 0 No data has been lost due to a FIFO overrun.

Bit/Field	Name	Туре	Reset	Description
10	BE	RO	0	UART Break Error
				Value Description  1 A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				0 No break condition has occurred
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state), and the next valid start bit is received.
9	PE	RO	0	UART Parity Error
				Value Description
				The parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				0 No parity error has occurred
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				Value Description
				1 The received character does not have a valid stop bit (a valid stop bit is 1).
				0 No framing error has occurred
7:0	DATA	R/W	0x00	Data Transmitted or Received
				Data that is to be transmitted via the UART is written to this field.
				When read, this field contains the data that was received by the UART.

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.


A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared on reset.

## Read-Only Status Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OE	RO	0	UART Overrun Error

#### Value Description

- New data was received when the FIFO was full, resulting in data loss.
- 0 No data has been lost due to a FIFO overrun.

This bit is cleared by a write to **UARTECR**.

The FIFO contents remain valid because no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must read the data in order to empty the FIFO.

Bit/Field	Name	Туре	Reset	Description
2	BE	RO	0	UART Break Error
				Value Description
				A break condition has been detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				0 No break condition has occurred
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
1	PE	RO	0	UART Parity Error
				Value Description
				The parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				0 No parity error has occurred
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error
				Value Description
				The received character does not have a valid stop bit (a valid stop bit is 1).

0

No framing error has occurred This bit is cleared to 0 by a write to **UARTECR**.


In FIFO mode, this error is associated with the character at the top of the FIFO.

# **Write-Only Error Clear Register**

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x004

Type WO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	WO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	WO	0x00	Error Clear  A write to this register of any data clears the framing, parity, break, and overrun flags.

# Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1. The RI, DCD, DSR and CTS bits indicate the modem flow control and status. Note that the modem bits are only implemented on UART1 and are reserved on UART0 and UART2.

#### **UART Flag (UARTFR)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x018

Type RO, r	eset 0x0000.0090
------------	------------------

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	'	reserved		'	•	RI	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	RI	RO	0	Ring Indicator
				Value Description  1 The UIRI signal is asserted.  0 The UIRI signal is not asserted.  This bit is implemented only on UART1 and is reserved for UART0 and UART2.
7	TXFE	RO	1	UART Transmit FIFO Empty  The meaning of this bit depends on the state of the FEN bit in the

# **UARTLCRH** register. Value Description

- 1 If the FIFO is disabled (FEN is 0), the transmit holding register is empty.
  - If the FIFO is enabled (FEN is 1), the transmit FIFO is empty.
- 0 The transmitter has data to transmit.

Bit/Field	Name	Type	Reset	Description
6	RXFF	RO	0	UART Receive FIFO Full
				The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.
				Value Description
				If the FIFO is disabled (FEN is 0), the receive holding register is full.
				If the FIFO is enabled (FEN is 1), the receive FIFO is full.
				0 The receiver can receive data.
E	TVEE	DO.	0	HADT Transmit FIFO Full
5	TXFF	RO	0	UART Transmit FIFO Full
				The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				Value Description
				1 If the FIFO is disabled (FEN is 0), the transmit holding register is full.
				If the FIFO is enabled (FEN is 1), the transmit FIFO is full.
				0 The transmitter is not full.
4	RXFE	RO	1	UART Receive FIFO Empty
·			·	The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				Value Description
				If the FIFO is disabled (FEN is 0), the receive holding register is empty.
				If the FIFO is enabled (FEN is 1), the receive FIFO is empty.
				0 The receiver is not empty.
3	BUSY	RO	0	UART Busy
				Value Description
				The UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the chiff register.
				the shift register.  O The UART is not busy.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2	DCD	RO	0	Data Carrier Detect
				Value Description
				1 The uldcd signal is asserted.
				0 The uldcd signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	DSR	RO	0	Data Set Ready
				Value Description
				1 The U1DSR signal is asserted.
				0 The uldsr signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	CTS	RO	0	Clear To Send
				Value Description
				1 The UICTS signal is asserted.
				0 The ulcts signal is not asserted.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

## Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register stores the 8-bit low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared when reset.

The internal IrlPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrlPBaud16 clock. The low-power divisor value is calculated as follows:

 $ILPDVSR = SysClk / F_{IrLPBaud16}$ 

where  $F_{IrLPBaud16}$  is nominally 1.8432 MHz.

The divisor must be programmed such that 1.42 MHz <  $F_{\tt IrlPBaud16}$  < 2.12 MHz, resulting in a low-power pulse duration of 1.41–2.11  $\mu s$  (three times the period of  $\tt IrlPBaud16$ ). The minimum frequency of  $\tt IrlPBaud16$  ensures that pulses less than one period of  $\tt IrlPBaud16$  are rejected, but pulses greater than 1.4  $\mu s$  are accepted as valid pulses.


**Note:** Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

#### UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ILPDVSR	R/W	0x00	IrDA Low-Power Divisor

This field contains the 8-bit low-power divisor value.

# Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024


The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 886 for configuration details.

#### UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x024

Type R/W, reset 0x0000.0000



DIVFIEIU	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DIVINT	R/W	0x0000	Integer Baud-Rate Divisor


# Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the UARTFBRD register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 886 for configuration details.

## UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x028

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	DIVFRAC	R/W	0x0	Fractional Baud-Rate Divisor

# Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.


When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### **UART Line Control (UARTLCRH)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x02C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	SPS	R/W	0	UART Stick Parity Select
				When bits 1, 2, and 7 of <b>UARTLCRH</b> are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1.
				When this bit is cleared, stick parity is disabled.
6:5	WLEN	R/W	0x0	UART Word Length
				The bits indicate the number of data bits transmitted or received in a

Value Description

frame as follows:

0x0 5 bits (default)

0x1 6 bits 0x2 7 bits 0x3 8 bits

Bit/Field	Name	Туре	Reset	Description
4	FEN	R/W	0	UART Enable FIFOs
				Value Description  The transmit and receive FIFO buffers are enabled (FIFO mode).  The FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.
3	STP2	R/W	0	UART Two Stop Bits Select
				Value Description
				Two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.  When in 7816 smartcard mode (the SMART bit is set in the
				UARTCTL register), the number of stop bits is forced to 2.  One stop bit is transmitted at the end of a frame.
				One stop bit is transmitted at the end of a frame.
2	EPS	R/W	0	UART Even Parity Select
				Value Description
				Even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				Odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the $\mathtt{PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				Value Description
				1 Parity checking and generation is enabled.
				0 Parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				Value Description
				A Low level is continually output on the UnTx signal, after completing transmission of the current character. For the proper execution of the break command, software must set this bit for at least two frames (character periods).
				0 Normal use.

## Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set.

To enable the UART module, the UARTEN bit must be set. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

Note that bits [15:14,11:10] are only implemented on UART1. These bits are reserved on UART0 and UART2.

The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.


- Disable the UART.
- Wait for the end of transmission or reception of the current character.
- 3. Flush the transmit FIFO by clearing bit 4 (FEN) in the line control register (UARTLCRH).
- Reprogram the control register.
- Enable the UART.

## **UART Control (UARTCTL)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x030

Type R/W, reset 0x0000.0300



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description				
15	CTSEN	R/W	0	Enable Clear To Send				
				Value Description				
				1 CTS hardware flow control is enabled. Data is only transmitted when the U1CTS signal is asserted.				
				0 CTS hardware flow control is disabled.				
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.				
14	RTSEN	R/W	0	Enable Request to Send				
				Value Description				
				1 RTS hardware flow control is enabled. Data is only requested (by asserting U1RTS) when the receive FIFO has available entries.				
				0 RTS hardware flow control is disabled.				
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.				
13:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
11	RTS	R/W	0	Request to Send				
				When RTSEN is clear, the status of this bit is reflected on the U1RTS signal. If RTSEN is set, this bit is ignored on a write and should be ignored on read.				
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.				
10	DTR	R/W	0	Data Terminal Ready				
				This bit sets the state of the Uldtr output.				
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.				
9	RXE	R/W	1	UART Receive Enable				
				Value Description				
				1 The receive section of the UART is enabled.				
				The receive section of the LIART is disabled.				

0 The receive section of the UART is disabled.

If the UART is disabled in the middle of a receive, it completes the current character before stopping.

Note: To enable reception, the UARTEN bit must also be set.

Bit/Field	Name	Туре	Reset	Description					
8	TXE	R/W	1	UART Transmit Enable					
				Value Description					
				1 The transmit section of the UART is enabled.					
				0 The transmit section of the UART is disabled.					
				If the UART is disabled in the middle of a transmission, it completes the current character before stopping.					
				<b>Note:</b> To enable transmission, the UARTEN bit must also be set.					
7	LBE	R/W	0	UART Loop Back Enable					
				Value Description					
				1 The UnTx path is fed through the UnRx path.					
				0 Normal operation.					
6	LIN	R/W	0	LIN Mode Enable					
				Value Description					
				1 The UART operates in LIN mode.					
				0 Normal operation.					
5	HSE	R/W	0	High-Speed Enable					
				Value Description					
				The UART is clocked using the system clock divided by 16.					
				1 The UART is clocked using the system clock divided by 8.					
				<b>Note:</b> System clock used is also dependent on the baud-rate divisor configuration (see page 906) and page 907).					
				The state of this bit has no effect on clock generation in ISO 7816 smart card mode (the SMART bit is set).					
4	EOT	R/W	0	End of Transmission					
				This bit determines the behavior of the ${\tt TXRIS}$ bit in the $\textbf{UARTRIS}$ register.					
				Value Description					
				The TXRIS bit is set only after all transmitted data, including stop bits, have cleared the serializer.					

- The  ${\tt TXRIS}$  bit is set when the transmit FIFO condition specified in **UARTIFLS** is met.

Bit/Field	Name	Туре	Reset	Description			
3	SMART	R/W	0	ISO 7816 Smart Card Support			
				Value Description			
				1 The UART operates in Smart Card mode.			
				0 Normal operation.			
				The application must ensure that it sets 8-bit word length (WLEN set to 0x3) and even parity (PEN set to 1, EPS set to 1, SPS set to 0) in <b>UARTLCRH</b> when using ISO 7816 mode.			
				In this mode, the value of the STP2 bit in <b>UARTLCRH</b> is ignored and the number of stop bits is forced to 2. Note that the UART does not support automatic retransmission on parity errors. If a parity error is detected on transmission, all further transmit operations are aborted and software must handle retransmission of the affected byte or message.			
2	SIRLP	R/W	0	UART SIR Low-Power Mode			
				This bit selects the IrDA encoding mode.			
				Value Description			
				1 The UART operates in SIR Low-Power mode. Low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate.			
				0 Low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period.			
				Setting this bit uses less power, but might reduce transmission distances. See page 905 for more information.			
1	SIREN	R/W	0	UART SIR Enable			
				Value Description			
				1 The IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.			
				0 Normal operation.			
0	UARTEN	R/W	0	UART Enable			
				Value Description			
				1 The UART is enabled.			
				0 The UART is disabled.			

If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

# Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.


Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

## UART Interrupt FIFO Level Select (UARTIFLS)

0

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x034 Type R/W, reset 0x0000.0012

Reset



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:3	RXIFLSEL	R/W	0x2	UART Receive Interrupt FIFO Level Select

The trigger points for the receive interrupt are as follows:

Value	Description
0x0	RX FIFO ≥ 1/8 full
0x1	RX FIFO ≥ ¼ full
0x2	RX FIFO ≥ ½ full (default)
0x3	RX FIFO ≥ ¾ full
0x4	RX FIFO ≥ 7/8 full
0x5-0x7	Reserved

1

Bit/Field	Name	Type	Reset	Descript	tion					
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows:						
				Value	Description					
				0x0	TX FIFO ≤ ½ empty					
				0x1	TX FIFO ≤ ¾ empty					
				0x2	TX FIFO ≤ ½ empty (default)					
				0x3	TX FIFO ≤ ¼ empty					
				0x4	TX FIFO ≤ 1/8 empty					
				0x5-0x7	7 Reserved					
				Note:	If the EOT bit in <b>UARTCTL</b> is set (see page 910), the transmit interrupt is generated once the FIFO is completely empty and all data including stop bits have left the transmit serializer. In this case, the setting of TXIFLSEL is ignored.					

# Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.


On a read, this register gives the current value of the mask on the relevant interrupt. Setting a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Clearing a bit prevents the raw interrupt signal from being sent to the interrupt controller.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

## **UART Interrupt Mask (UARTIM)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5IM	R/W	0	LIN Mode Edge 5 Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LME5RIS bit in the <b>UARTRIS</b> register is set.
				The LME5RIS interrupt is suppressed and not sent to the interrupt controller.
14	LME1IM	R/W	0	LIN Mode Edge 1 Interrupt Mask

## Value Description

- 1 An interrupt is sent to the interrupt controller when the LME1RIS bit in the UARTRIS register is set.
- 0 The LME1RIS interrupt is suppressed and not sent to the interrupt controller.

The  ${\tt PERIS}$  interrupt is suppressed and not sent to the interrupt

Bit/Field	Name	Туре	Reset	Description
13	LMSBIM	R/W	0	LIN Mode Sync Break Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the LMSBRIS bit in the <b>UARTRIS</b> register is set.
				O The LMSBRIS interrupt is suppressed and not sent to the interrupt controller.
12	9BITIM	R/W	0	9-Bit Mode Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the 9BITRIS bit in the <b>UARTRIS</b> register is set.
				O The 9BITRIS interrupt is suppressed and not sent to the interrupt controller.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIM	R/W	0	UART Overrun Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the OERIS bit in the <b>UARTRIS</b> register is set.
				O The OERIS interrupt is suppressed and not sent to the interrupt controller.
9	BEIM	R/W	0	UART Break Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the BERIS bit in the <b>UARTRIS</b> register is set.
				O The BERIS interrupt is suppressed and not sent to the interrupt controller.
8	PEIM	R/W	0	UART Parity Error Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the PERIS bit in the <b>UARTRIS</b> register is set.

0

controller.

Bit/Field	Name	Туре	Reset	Description				
7	FEIM	R/W	0	UART Framing Error Interrupt Mask				
				Value Description				
				An interrupt is sent to the interrupt controller when the FERIS bit in the <b>UARTRIS</b> register is set.				
				O The FERIS interrupt is suppressed and not sent to the interrupt controller.				
6	RTIM	R/W	0	UART Receive Time-Out Interrupt Mask				
				Value Description				
				An interrupt is sent to the interrupt controller when the RTRIS bit in the <b>UARTRIS</b> register is set.				
				O The RTRIS interrupt is suppressed and not sent to the interrupt controller.				
5	TXIM	R/W	0	UART Transmit Interrupt Mask				
				Value Description				
				An interrupt is sent to the interrupt controller when the TXRIS bit in the <b>UARTRIS</b> register is set.				
				O The TXRIS interrupt is suppressed and not sent to the interrupt controller.				
4	RXIM	R/W	0	UART Receive Interrupt Mask				
				Value Description				
				An interrupt is sent to the interrupt controller when the RXRIS bit in the <b>UARTRIS</b> register is set.				
				O The RXRIS interrupt is suppressed and not sent to the interrupt controller.				
3	DSRIM	R/W	0	UART Data Set Ready Modem Interrupt Mask				
				Value Description				
				An interrupt is sent to the interrupt controller when the DSRRIS bit in the <b>UARTRIS</b> register is set.				
				O The DSRRIS interrupt is suppressed and not sent to the interrupt controller.				

This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
2	DCDIM	R/W	0	UART Data Carrier Detect Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the DCDRIS bit in the <b>UARTRIS</b> register is set.
				O The DCDRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSIM	R/W	0	UART Clear to Send Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the CTSRIS bit in the <b>UARTRIS</b> register is set.
				O The CTSRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIIM	R/W	0	UART Ring Indicator Modem Interrupt Mask
				Value Description
				An interrupt is sent to the interrupt controller when the RIRIS bit in the <b>UARTRIS</b> register is set.
				O The RIRIS interrupt is suppressed and not sent to the interrupt controller.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

# Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

#### **UART Raw Interrupt Status (UARTRIS)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x03C

Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved	1			1	'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5RIS	LME1RIS	LMSBRIS	9BITRIS	reserved	OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	DSRRIS	DCDRIS	CTSRIS	RIRIS
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5RIS	RO	0	LIN Mode Edge 5 Raw Interrupt Status
				Value Description
				1 The timer value at the 5th falling edge of the LIN Sync Field has been captured.
				0 No interrupt
				This bit is cleared by writing a 1 to the ${\tt LME5IC}$ bit in the ${\tt UARTICR}$ register.
14	LME1RIS	RO	0	LIN Mode Edge 1 Raw Interrupt Status

Value Description

1 The timer value at the 1st falling edge of the LIN Sync Field has been captured.

0 No interrupt

This bit is cleared by writing a 1 to the  ${\tt LMEIIC}$  bit in the  ${\tt UARTICR}$  register.

Bit/Field	Name	Туре	Reset	Description
13	LMSBRIS	RO	0	LIN Mode Sync Break Raw Interrupt Status
				Value Description  1 A LIN Sync Break has been detected.  0 No interrupt
				This bit is cleared by writing a 1 to the LMSBIC bit in the <b>UARTICR</b> register.
12	9BITRIS	R/W	0	9-Bit Mode Raw Interrupt Status
				Value Description
				1 A receive address match has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the 9BITIC bit in the <b>UARTICR</b> register.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status
				Value Description
				1 An overrun error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the OEIC bit in the <b>UARTICR</b> register.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status
				Value Description
				1 A break error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the BEIC bit in the <b>UARTICR</b> register.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status
				Value Description
				1 A parity error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the PEIC bit in the <b>UARTICR</b> register.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status
				Value Description
				1 A framing error has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the FEIC bit in the <b>UARTICR</b> register.

Bit/Field	Name	Туре	Reset	Description
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status
				Value Description  1 A receive time out has occurred.
				0 No interrupt
				This bit is cleared by writing a 1 to the RTIC bit in the <b>UARTICR</b> register.
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status
				Value Description
				1 If the EOT bit in the UARTCTL register is clear, the transmit FIFO level has passed through the condition defined in the UARTIFLS register.
				If the ${\tt EOT}$ bit is set, the last bit of all transmitted data and flags has left the serializer.
				0 No interrupt
				This bit is cleared by writing a 1 to the TXIC bit in the <b>UARTICR</b> register.
4	RXRIS	RO	0	UART Receive Raw Interrupt Status
				Value Description
				The receive FIFO level has passed through the condition defined in the <b>UARTIFLS</b> register.
				0 No interrupt
				This bit is cleared by writing a 1 to the RXIC bit in the <b>UARTICR</b> register.
3	DSRRIS	RO	0	UART Data Set Ready Modem Raw Interrupt Status
				Value Description
				1 Data Set Ready used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the DSRIC bit in the <b>UARTICR</b> register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDRIS	RO	0	UART Data Carrier Detect Modem Raw Interrupt Status
				Value Description
				1 Data Carrier Detect used for software flow control.
				0 No interrupt
				This bit is cleared by writing a 1 to the DCDIC bit in the <b>UARTICR</b> register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	CTSRIS	RO	0	UART Clear to Send Modem Raw Interrupt Status
				Value Description  1 Clear to Send used for software flow control.  0 No interrupt  This bit is cleared by writing a 1 to the CTSIC bit in the UARTICR register.  This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIRIS	RO	0	UART Ring Indicator Modem Raw Interrupt Status  Value Description  1 Ring Indicator used for software flow control.  0 No interrupt  This bit is cleared by writing a 1 to the RIIC bit in the UARTICR register.  This bit is implemented only on UART1 and is reserved for UART0 and UART2.

September 05, 2011 923

# Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

#### **UART Masked Interrupt Status (UARTMIS)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x040

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved			1			'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5MIS	LME1MIS	LMSBMIS	9BITMIS	reserved	OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	DSRMIS	DCDMIS	CTSMIS	RIMIS
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5MIS	RO	0	LIN Mode Edge 5 Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to the 5th falling edge of the LIN Sync Field.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LME5IC bit in the $\textbf{UARTICR}$ register.
14	LME1MIS	RO	0	LIN Mode Edge 1 Masked Interrupt Status

Value Description

- 1 An unmasked interrupt was signaled due to the 1st falling edge of the LIN Sync Field.
- 0 An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the  ${\tt LMEIIC}$  bit in the  ${\tt UARTICR}$  register.

Bit/Field	Name	Туре	Reset	Description
13	LMSBMIS	RO	0	LIN Mode Sync Break Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to the receipt of a LIN Sync Break.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the LMSBIC bit in the <b>UARTICR</b> register.
12	9BITMIS	R/W	0	9-Bit Mode Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to a receive address match.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the <code>9BITIC</code> bit in the <b>UARTICR</b> register.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to an overrun error.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the OEIC bit in the <b>UARTICR</b> register.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a break error.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the BEIC bit in the <b>UARTICR</b> register.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a parity error.
				0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the PEIC bit in the <b>UARTICR</b> register.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to a framing error.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the FEIC bit in the <b>UARTICR</b> register.

Bit/Field	Name	Туре	Reset	Description
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status
				Value Description  1 An unmasked interrupt was signaled due to a receive time out.  0 An interrupt has not occurred or is masked.  This bit is cleared by writing a 1 to the RTIC bit in the UARTICR register.
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to passing through the specified transmit FIFO level (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set).
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the TXIC bit in the <b>UARTICR</b> register.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status
				Value Description
				An unmasked interrupt was signaled due to passing through the specified receive FIFO level.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RXIC bit in the <b>UARTICR</b> register.
3	DSRMIS	RO	0	UART Data Set Ready Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Data Set Ready.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the DSRIC bit in the <b>UARTICR</b> register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDMIS	RO	0	UART Data Carrier Detect Modem Masked Interrupt Status
				Value Description
				1 An unmasked interrupt was signaled due to Data Carrier Detect.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the DCDIC bit in the <b>UARTICR</b> register.
				This bit is implemented only on UART1 and is reserved for UART0 and UART2.

Bit/Field	Name	Туре	Reset	Description
1	CTSMIS	RO	0	UART Clear to Send Modern Masked Interrupt Status
				Value Description  1 An unmasked interrupt was signaled due to Clear to Send.  0 An interrupt has not occurred or is masked.  This bit is cleared by writing a 1 to the CERT obit in the HARTICE.
				This bit is cleared by writing a 1 to the CTSIC bit in the <b>UARTICR</b> register.  This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIS	RO	0	UART Ring Indicator Modem Masked Interrupt Status  Value Description  1 An unmasked interrupt was signaled due to Ring Indicator.  0 An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the RIIC bit in the <b>UARTICR</b> register.  This bit is implemented only on UART1 and is reserved for UART0 and UART2.

September 05, 2011 927

# Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

Note that bits [3:0] are only implemented on UART1. These bits are reserved on UART0 and UART2.

## UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x044

Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved					1		
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5IC	LME1IC	LMSBIC	9BITIC	reserved	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	DSRMIC	DCDMIC	CTSMIC	RIMIC
Type Reset	W1C 0	W1C 0	W1C 0	R/W 0	RO 0	W1C 0										

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5IC	W1C	0	LIN Mode Edge 5 Interrupt Clear
				Writing a 1 to this bit clears the LME5RIS bit in the <b>UARTRIS</b> register and the LME5MIS bit in the <b>UARTMIS</b> register.
14	LME1IC	W1C	0	LIN Mode Edge 1 Interrupt Clear
				Writing a 1 to this bit clears the LME1RIS bit in the <b>UARTRIS</b> register and the LME1MIS bit in the <b>UARTMIS</b> register.
13	LMSBIC	W1C	0	LIN Mode Sync Break Interrupt Clear
				Writing a 1 to this bit clears the LMSBRIS bit in the <b>UARTRIS</b> register and the LMSBMIS bit in the <b>UARTMIS</b> register.
12	9BITIC	R/W	0	9-Bit Mode Interrupt Clear
				Writing a 1 to this bit clears the <code>9BITRIS</code> bit in the <b>UARTRIS</b> register and the <code>9BITMIS</code> bit in the <b>UARTMIS</b> register.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIC	W1C	0	Overrun Error Interrupt Clear
				Writing a 1 to this bit clears the OERIS bit in the <b>UARTRIS</b> register and the OEMIS bit in the <b>UARTMIS</b> register.

Bit/Field	Name	Туре	Reset	Description
9	BEIC	W1C	0	Break Error Interrupt Clear  Writing a 1 to this bit clears the BERIS bit in the UARTRIS register and the BEMIS bit in the UARTMIS register.
8	PEIC	W1C	0	Parity Error Interrupt Clear  Writing a 1 to this bit clears the PERIS bit in the UARTRIS register and the PEMIS bit in the UARTMIS register.
7	FEIC	W1C	0	Framing Error Interrupt Clear Writing a 1 to this bit clears the FERIS bit in the <b>UARTRIS</b> register and the FEMIS bit in the <b>UARTMIS</b> register.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear  Writing a 1 to this bit clears the RTRIS bit in the <b>UARTRIS</b> register and the RTMIS bit in the <b>UARTMIS</b> register.
5	TXIC	W1C	0	Transmit Interrupt Clear  Writing a 1 to this bit clears the TXRIS bit in the <b>UARTRIS</b> register and the TXMIS bit in the <b>UARTMIS</b> register.
4	RXIC	W1C	0	Receive Interrupt Clear  Writing a 1 to this bit clears the RXRIS bit in the <b>UARTRIS</b> register and the RXMIS bit in the <b>UARTMIS</b> register.
3	DSRMIC	W1C	0	UART Data Set Ready Modem Interrupt Clear Writing a 1 to this bit clears the DSRRIS bit in the <b>UARTRIS</b> register and the DSRMIS bit in the <b>UARTMIS</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
2	DCDMIC	W1C	0	UART Data Carrier Detect Modem Interrupt Clear Writing a 1 to this bit clears the DCDRIS bit in the <b>UARTRIS</b> register and the DCDMIS bit in the <b>UARTMIS</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
1	CTSMIC	W1C	0	UART Clear to Send Modem Interrupt Clear Writing a 1 to this bit clears the CTSRIS bit in the UARTRIS register and the CTSMIS bit in the UARTMIS register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.
0	RIMIC	W1C	0	UART Ring Indicator Modem Interrupt Clear Writing a 1 to this bit clears the RIRIS bit in the <b>UARTRIS</b> register and the RIMIS bit in the <b>UARTMIS</b> register. This bit is implemented only on UART1 and is reserved for UART0 and UART2.

# Register 14: UART DMA Control (UARTDMACTL), offset 0x048

The **UARTDMACTL** register is the DMA control register.

## UART DMA Control (UARTDMACTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0x048

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'		1	 	1	'	rese	rved				1			•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	!	,	' '	,	reserved							DMAERR	TXDMAE	RXDMAE
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W						
Reset	U	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x00000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DMAERR	R/W	0	DMA on Error
				Value Description
				1 μDMA receive requests are automatically disabled when a receive error occurs.
				0 μDMA receive requests are unaffected when a receive error occurs.
1	TXDMAE	R/W	0	Transmit DMA Enable
				Value Description
				1 μDMA for the transmit FIFO is enabled.
				$0 \mu DMA$ for the transmit FIFO is disabled.
0	RXDMAE	R/W	0	Receive DMA Enable
				Value Description
				1 μDMA for the receive FIFO is enabled.

μDMA for the receive FIFO is disabled.

# Register 15: UART LIN Control (UARTLCTL), offset 0x090

The **UARTLCTL** register is the configures the operation of the UART when in LIN mode.

## UART LIN Control (UARTLCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART2 base: 0x4000.E000
UART3 base: 0x4001.0000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000
Offset 0x090
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1	1	ı			rese	rved					, ,		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	1	rese	rved		!	! !		BL	EN		reserved		MASTER
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	BLEN	R/W	0x0	Sync Break Length
				Value Description
				0x3 Sync break length is 16T bits
				0x2 Sync break length is 15T bits
				0x1 Sync break length is 14T bits
				0x0 Sync break length is 13T bits (default)
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTER	R/W	0	LIN Master Enable

Value Description

The UART operates as a LIN master.

0 The UART operates as a LIN slave.

# Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094


The **UARTLSS** register captures the free-running timer value when either the Sync Edge 1 or the Sync Edge 5 is detected in LIN mode.

## UART LIN Snap Shot (UARTLSS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x094

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TSS	RO	0x0000	Timer Snap Shot

This field contains the value of the free-running timer when either the Sync Edge 5 or the Sync Edge 1 was detected.

# Register 17: UART LIN Timer (UARTLTIM), offset 0x098


The **UARTLTIM** register contains the current timer value for the free-running timer that is used to calculate the baud rate when in LIN slave mode. The value in this register is used along with the value in the **UART LIN Snap Shot (UARTLSS)** register to adjust the baud rate to match that of the master.

## **UART LIN Timer (UARTLTIM)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x098

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TIMER	RO	0x0000	Timer Value

This field contains the value of the free-running timer.

# Register 18: UART 9-Bit Self Address (UART9BITADDR), offset 0x0A4


The **UART9BITADDR** register is used to write the specific address that should be matched with the receiving byte when the 9-bit Address Mask (**UART9BITAMASK**) is set to 0xFF. This register is used in conjunction with **UART9BITAMASK** to form a match for address-byte received.

## UART 9-Bit Self Address (UART9BITADDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0x0A4

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	9BITEN	R/W	0	Enable 9-Bit Mode
				Value Description  1 9-bit mode is enabled.  0 9-bit mode is disabled.
14:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ADDR	R/W	0x00	Self Address for 9-Bit Mode


This field contains the address that should be matched when  ${\bf UART9BITAMASK}$  is  $0x{\sf FF}.$ 

# Register 19: UART 9-Bit Self Address Mask (UART9BITAMASK), offset 0x0A8

The **UART9BITAMASK** register is used to enable the address mask for 9-bit mode. The lower address bits are masked to create a range of address to be matched with the received address byte.

## UART 9-Bit Self Address Mask (UART9BITAMASK)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000
Offset 0x0A8
Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	RANGE	RO	0x00	Self Address Range for 9-Bit Mode
				Writing to the RANGE field does not have any effect; reading it reflects the ANDed output of the ADDR field in the <b>UART9BITADDR</b> register and the MASK field.
7:0	MASK	R/W	0xFF	Self Address Mask for 9-Bit Mode

This field contains the address mask that creates a range of addresses that should be matched.


# Register 20: UART Peripheral Properties (UARTPP), offset 0xFC0

The **UARTPP** register provides information regarding the properties of the UART module.

## **UART Peripheral Properties (UARTPP)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFC0

Type RO, reset 0x0000.0003



Bit/Field	Name	Type	Reset	Description					
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
1	NB	RO	0x1	9-Bit Support					
				Value Description					
				1 The UART module provides support for the transmission of 9-bit data for RS-485 support.					
				0 The UART module does not provide support for the transmission of 9-bit data for RS-485 support.					
0	SC	RO	0x1	Smart Card Support					

#### Value Description

- The UART module provides smart card support.
- 0 The UART module does not provide smart card support.

# Register 21: UART Clock Configuration (UARTCC), offset 0xFC8


The **UARTCC** register controls the baud clock source for the UART module. For more information, see the section called "Communication Clock Sources" on page 215.

**Note:** If the PIOSC is used for the UART baud clock, the system clock frequency must be at least 9 MHz in Run mode.

## **UART Clock Configuration (UARTCC)**

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000 Offset 0xFC8

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	CS	R/W	0	UART Baud Clock Source

The following table specifies the clock source that generates the baud clock for the UART.

Value Description

0x0 The system clock (default).

0x1 PIOSC 0x2 - 0xF Reserved

## Register 22: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFD0

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	UART Peripheral ID Register [7:0]

Can be used by software to identify the presence of this peripheral.

# Register 23: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFD4

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	UART Peripheral ID Register [15:8]

Can be used by software to identify the presence of this peripheral.

# Register 24: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFD8

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	UART Peripheral ID Register [23:16]

Can be used by software to identify the presence of this peripheral.

## Register 25: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFDC

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	UART Peripheral ID Register [31:24]

Can be used by software to identify the presence of this peripheral.

# Register 26: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFE0

Type RO, reset 0x0000.0060



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x60	UART Peripheral ID Register [7:0]

Can be used by software to identify the presence of this peripheral.

## Register 27: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFE4

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	UART Peripheral ID Register [15:8]

Can be used by software to identify the presence of this peripheral.

# Register 28: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFE8

Type RO, reset 0x0000.0018



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	UART Peripheral ID Register [23:16]

Can be used by software to identify the presence of this peripheral.

# Register 29: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
UART3 base: 0x4000.F000
UART4 base: 0x4001.0000
UART5 base: 0x4001.1000
UART6 base: 0x4001.2000
UART7 base: 0x4001.3000

Offset 0xFEC

Type RO, reset 0x0000.0001



Bit/Field	d Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	UART Peripheral ID Register [31:24]

# Register 30: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	UART PrimeCell ID Register [7:0]

# Register 31: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	UART PrimeCell ID Register [15:8]

# Register 32: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFF8

Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	UART PrimeCell ID Register [23:16]

# Register 33: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

## UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 UART3 base: 0x4000.F000 UART4 base: 0x4001.0000 UART5 base: 0x4001.1000 UART6 base: 0x4001.2000 UART7 base: 0x4001.3000

Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	UART PrimeCell ID Register [31:24]

# 15 Synchronous Serial Interface (SSI)


The Stellaris<sup>®</sup> microcontroller includes four Synchronous Serial Interface (SSI) modules. Each SSIis a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris LM4F122E5QC controller includes four SSI modules with the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, each 16 bits wide and 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive
  - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
  - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

#### 15.1 **Block Diagram**

Figure 15-1. SSI Module Block Diagram



#### 15.2 **Signal Description**

The following table lists the external signals of the SSI module and describes the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the SSIOClk, SSIOFss, SSIORx, and SSIOTx pins which default to the SSI function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the GPIO Alternate Function Select (GPIOAFSEL) register (page 669) should be set to choose the SSI function. The number in parentheses is the encoding that must be programmed into the PMCn field in the GPIO Port Control **(GPIOPCTL)** register (page 687) to assign the SSI signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646.

Table 15-1. Signals for SSI (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SSI0Clk	28	PA2 (2)	I/O	TTL	SSI module 0 clock.
SSI0Fss	29	PA3 (2)	I/O	TTL	SSI module 0 frame.
SSIORx	30	PA4 (2)	I	TTL	SSI module 0 receive.
SSIOTx	31	PA5 (2)	0	TTL	SSI module 0 transmit.
SSI1Clk	1 42	PD0 (2) PF2 (2)	I/O	TTL	SSI module 1 clock.
SSI1Fss	2 43	PD1 (2) PF3 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	3 40	PD2 (2) PF0 (2)	1	TTL	SSI module 1 receive.
SSI1Tx	4 41	PD3 (2) PF1 (2)	0	TTL	SSI module 1 transmit.
SSI2Clk	79 92	PH4 (2) PB4 (2)	I/O	TTL	SSI module 2 clock.
SSI2Fss	78 91	PH5 (2) PB5 (2)	I/O	TTL	SSI module 2 frame.
SSI2Rx	77	PH6 (2)	I	TTL	SSI module 2 receive.
SSI2Tx	76	PH7 (2)	0	TTL	SSI module 2 transmit.
SSI3Clk	1 16 49	PD0 (1) PH0 (2) PK0 (2)	I/O	TTL	SSI module 3 clock.
SSI3Fss	2 17 48	PD1 (1) PH1 (2) PK1 (2)	I/O	TTL	SSI module 3 frame.
SSI3Rx	3 18 47	PD2 (1) PH2 (2) PK2 (2)	I	TTL	SSI module 3 receive.
SSI3Tx	4 19 46	PD3 (1) PH3 (2) PK3 (2)	0	TTL	SSI module 3 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 15.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes. The SSI also supports the  $\mu$ DMA interface. The transmit and receive FIFOs can be programmed as destination/source addresses in the  $\mu$ DMA module.  $\mu$ DMA operation is enabled by setting the appropriate bit(s) in the **SSIDMACTL** register (see page 979).

## 15.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (SysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 972). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control 0** (**SSICR0**) register (see page 965).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
```

Note: The PIOSC is used as the source for the SSIClk when the CS field in the SSI Clock Configuration (SSICC) register is configured to 0x1. For master mode, the system clock or the PIOSC must be at least two times faster than the SSIClk, with the restriction that SSIClk cannot be faster than 25 MHz. For slave mode, the system clockor the PIOSC must be at least 6 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 1207 to view SSI timing parameters.

## 15.3.2 FIFO Operation

## 15.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 969), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITX pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a  $\mu$ DMA request when the FIFO is empty.

#### 15.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

## 15.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service (when the transmit FIFO is half full or less)
- Receive FIFO service (when the receive FIFO is half full or more)
- Receive FIFO time-out
- Receive FIFO overrun
- End of transmission

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI generates a single interrupt request to the controller regardless of the number of active interrupts. Each of the four individual maskable interrupts can be masked by clearing the appropriate bit in the **SSI Interrupt Mask (SSIIM)** register (see page 973). Setting the appropriate mask bit enables the interrupt.

The individual outputs, along with a combined interrupt output, allow use of either a global interrupt service routine or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the SSI Raw Interrupt Status (SSIRIS) and SSI Masked Interrupt Status (SSIMIS) registers (see page 974 and page 976, respectively).

The receive FIFO has a time-out period that is 32 periods at the rate of SSIClk (whether or not SSIClk is currently active) and is started when the RX FIFO goes from EMPTY to not-EMPTY. If the RX FIFO is emptied before 32 clocks have passed, the time-out period is reset. As a result, the ISR should clear the Receive FIFO Time-out Interrupt just after reading out the RX FIFO by writing a 1 to the RTIC bit in the SSI Interrupt Clear (SSIICR) register. The interrupt should not be cleared so late that the ISR returns before the interrupt is actually cleared, or the ISR may be re-activated unnecessarily.

The End-of-Transmission (EOT) interrupt indicates that the data has been transmitted completely. This interrupt can be used to indicate when it is safe to turn off the SSI module clock or enter sleep mode. In addition, because transmitted data and received data complete at exactly the same time, the interrupt can also indicate that read data is ready immediately, without waiting for the receive FIFO time-out period to complete.

### 15.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk and latch data from the other device on the falling edge.


Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent,

responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

## 15.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 15-2 on page 955 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

Figure 15-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIC1k and SSIFSS are forced Low, and the transmit data line SSITX is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIC1k period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIC1k, the MSB of the 4 to 16-bit data frame is shifted out on the SSITX pin. Likewise, the MSB of the received data is shifted onto the SSIRX pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on each falling edge of SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 15-3 on page 955 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 15-3. TI Synchronous Serial Frame Format (Continuous Transfer)



## 15.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits in the **SSISCRO** control register.

## SPO Clock Polarity Bit

When the SPO clock polarity control bit is clear, it produces a steady state Low value on the SSIClk pin. If the SPO bit is set, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. The state of this bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is clear, data is captured on the first clock edge transition. If the SPH bit is set, data is captured on the second clock edge transition.

## 15.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Q is undefined.

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 15-4 on page 956 and Figure 15-5 on page 956.

Figure 15-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





Figure 15-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

■ SSIClk is forced Low

Note:

- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad

■ When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIC1k period later, valid master data is transferred to the SSITx pin. Once both the master and slave data have been set, the SSIC1k master clock pin goes High after one additional half SSIC1k period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

#### 15.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 15-6 on page 957, which covers both single and continuous transfers.

Figure 15-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

■ SSIC1k is forced Low

Note:

- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

Q is undefined.

- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After an additional one-half SSIC1k period, both master and slave valid data are enabled onto their respective transmission lines. At the same time, the SSIC1k is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words, and termination is the same as that of the single word transfer.

## 15.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 15-7 on page 958 and Figure 15-8 on page 958.

Figure 15-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



Note: Q is undefined.

Figure 15-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, causing slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One-half period later, valid master data is transferred to the SSITx line. Once both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one additional half

SSIC1k period, meaning that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is clear. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

#### 15.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 15-9 on page 959, which covers both single and continuous transfers.

Figure 15-9. Freescale SPI Frame Format with SPO=1 and SPH=1

In this configuration, during idle periods:

■ SSIClk is forced High

Note:

- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

Q is undefined.

- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and valid data is in the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After an additional one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the  ${\tt SSIFss}$  line is returned to its idle high state one  ${\tt SSIClk}$  period after the last bit has been captured.


For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state until the final bit of the last word has been captured and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 15.3.4.7 MICROWIRE Frame Format

Figure 15-10 on page 960 shows the MICROWIRE frame format for a single frame. Figure 15-11 on page 961 shows the same format when back-to-back frames are transmitted.

Figure 15-10. MICROWIRE Frame Format (Single Frame)



MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex and uses a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on each rising edge of <code>SSIClk</code>. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the <code>SSIRx</code> line on the falling edge of <code>SSIClk</code>. The SSI in turn latches each bit on the rising edge of <code>SSIClk</code>. At the end of the frame, for single transfers, the <code>SSIFss</code> signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, causing the data to be transferred to the receive FIFO.

**Note:** The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data

from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 15-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 15-12 on page 961 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 15-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

## 15.3.5 DMA Operation

The SSI peripheral provides an interface to the  $\mu$ DMA controller with separate channels for transmit and receive. The  $\mu$ DMA operation of the SSI is enabled through the **SSI DMA Control (SSIDMACTL)** register. When  $\mu$ DMA operation is enabled, the SSI asserts a  $\mu$ DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever any data is in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is 4 or more items. For the transmit channel, a single transfer request is asserted whenever at least one empty location is in the transmit FIFO. The burst request is asserted whenever the transmit FIFO has 4 or more empty slots. The single and burst  $\mu$ DMA transfer requests are handled automatically by the  $\mu$ DMA controller depending how the  $\mu$ DMA channel is configured. To enable  $\mu$ DMA operation for the receive channel, the RXDMAE bit of the **DMA Control (SSIDMACTL)** register should be set. To enable  $\mu$ DMA is enabled, then the  $\mu$ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the

SSI interrupt vector. Therefore, if interrupts are used for SSI operation and  $\mu$ DMA is enabled, the SSI interrupt handler must be designed to handle the  $\mu$ DMA completion interrupt.

See "Micro Direct Memory Access ( $\mu$ DMA)" on page 582 for more details about programming the  $\mu$ DMA controller.

# 15.4 Initialization and Configuration

To enable and initialize the SSI, the following steps are necessary:

- 1. Enable the SSI module using the RCGCSSI register (see page 382).
- Enable the clock to the appropriate GPIO module via the RCGCGPIO register (see page 375).
   To find out which GPIO port to enable, refer to Table 21-5 on page 1183.
- 3. Set the GPIO AFSEL bits for the appropriate pins (see page 669). To determine which GPIOs to configure, see Table 21-4 on page 1177.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the SSI signals to the appropriate pins. See page 687 and Table 21-5 on page 1183.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is clear before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x0000.0000.
  - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- **4.** Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- **5.** Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 582) and enable the DMA option(s) in the **SSIDMACTL** register.
- **6.** Enable the SSI by setting the SSE bit in the **SSICR1** register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate



#### 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=0x2, SCR must be 0x9.

The configuration sequence would be as follows:

- 1. Ensure that the  ${\tt SSE}$  bit in the SSICR1 register is clear.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- **4.** Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register.

## 15.5 Register Map

Table 15-2 on page 963 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000SSI1: 0x4000.9000SSI2: 0x4000.A000SSI3: 0x4000.B000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 382). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

**Note:** The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 15-2. SSI Register Map

Offset	Name	Type	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	965
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	967
800x0	SSIDR	R/W	0x0000.0000	SSI Data	969
0x00C	SSISR	RO	0x0000.0003	SSI Status	970
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	972
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	973
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	974
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	976
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	978

Table 15-2. SSI Register Map (continued)

Offset	Name	Type	Reset	Description	See page
0x024	SSIDMACTL	R/W	0x0000.0000	SSI DMA Control	979
0xFC8	SSICC	R/W	0x0000.0000	SSI Clock Configuration	980
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	981
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	982
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	983
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	984
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	985
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	986
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	987
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	988
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	989
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	990
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	991
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	992

# 15.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

# Register 1: SSI Control 0 (SSICR0), offset 0x000


The **SSICR0** register contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

## SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	SCR	R/W	0x00	SSI Serial Clock Rate
				This bit field is used to generate the transmit and receive bit rate of the SSI. The bit rate is: $ BR = SysClk/(CPSDVSR * (1 + SCR)) $
				where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255.
7	SPH	R/W	0	SSI Serial Clock Phase
				This bit is only applicable to the Freescale SPI Format.
				The SPH control bit selects the clock edge that captures data and allows it to change state. This bit has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.
				Value Description
				0 Data is captured on the first clock edge transition.
				1 Data is captured on the second clock edge transition.
6	SPO	R/W	0	SSI Serial Clock Polarity

#### Value Description

- 0 A steady state Low value is placed on the SSIC1k pin.
- 1 A steady state High value is placed on the SSIClk pin when data is not being transferred.

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				Value Frame Format  0x0 Freescale SPI Frame Format  0x1 Texas Instruments Synchronous Serial Frame Format  0x2 MICROWIRE Frame Format  0x3 Reserved
3:0	DSS	R/W	0x0	Value Data Size  0x0-0x2 Reserved  0x3 4-bit data  0x4 5-bit data  0x5 6-bit data  0x6 7-bit data  0x7 8-bit data  0x8 9-bit data  0x9 10-bit data  0xA 11-bit data  0xB 12-bit data  0xC 13-bit data
				0xE 15-bit data 0xF 16-bit data

## Register 2: SSI Control 1 (SSICR1), offset 0x004


The SSICR1 register contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

## SSI Control 1 (SSICR1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EOT	R/W	0	End of Transmission
				Value Description
				0 The TXRIS interrupt indicates that the transmit FIFO is half full or less.
				1 The End of Transmit interrupt mode for the TXRIS interrupt is enabled.
3	SOD	R/W	0	SSI Slave Mode Output Disable
				This bit is relevant only in the Slave mode ( $MS=1$ ). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITX pin.
				Value Description

- 0 SSI can drive the  ${\tt SSITx}$  output in Slave mode.
- SSI must not drive the SSITx output in Slave mode.
- 2 MS R/W 0 SSI Master/Slave Select

This bit selects Master or Slave mode and can be modified only when the SSI is disabled (SSE=0).

## Value Description

- 0 The SSI is configured as a master.
- 1 The SSI is configured as a slave.

967

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Value Description 0 SSI operation is disabled.
				1 SSI operation is enabled.
				<b>Note:</b> This bit must be cleared before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Value Description

- 0 Normal serial port operation enabled.
- Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

## Register 3: SSI Data (SSIDR), offset 0x008

**Important:** This register is read-sensitive. See the register description for details.

The **SSIDR** register is 16-bits wide. When the **SSIDR** register is read, the entry in the receive FIFO that is pointed to by the current FIFO read pointer is accessed. When a data value is removed by the SSI receive logic from the incoming data frame, it is placed into the entry in the receive FIFO pointed to by the current FIFO write pointer.

When the **SSIDR** register is written to, the entry in the transmit FIFO that is pointed to by the write pointer is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. Each data value is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.


When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is cleared, allowing the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	SSI Receive/Transmit Data

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

# Register 4: SSI Status (SSISR), offset 0x00C


The **SSISR** register contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x00C

Type RO, reset 0x0000.0003



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	BSY	RO	0	SSI Busy Bit
				Value Description
				0 The SSI is idle.
				1 The SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty.
3	RFF	RO	0	SSI Receive FIFO Full
				Value Description
				0 The receive FIFO is not full.
				1 The receive FIFO is full.
2	RNE	RO	0	SSI Receive FIFO Not Empty
				Value Description
				0 The receive FIFO is empty.
				1 The receive FIFO is not empty.
1	TNF	RO	1	SSI Transmit FIFO Not Full
				Value Description
				0 The transmit FIFO is full.

The transmit FIFO is not full.

Bit/Field	Name	Туре	Reset	Description
0	TFE	RO	1	SSI Transmit FIFO Empty
				Value Description  O The transmit FIFO is not empty.
				1 The transmit FIFO is empty.

# Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

The **SSICPSR** register specifies the division factor which is used to derive the <code>SSIClk</code> from the system clock. The clock is further divided by a value from 1 to 256, which is 1 + <code>SCR.SCR</code> is programmed in the **SSICR0** register. The frequency of the <code>SSIClk</code> is defined by:

```
SSIClk = SysClk / (CPSDVSR * (1 + SCR))
```


The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

#### SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CPSDVSR	R/W	0x00	SSI Clock Prescale Divisor

This value must be an even number from 2 to 254, depending on the frequency of  ${\tt SSIClk}.$  The LSB always returns 0 on reads.

## Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared on reset.

On a read, this register gives the current value of the mask on the corresponding interrupt. Setting a bit sets the mask, preventing the interrupt from being signaled to the interrupt controller. Clearing a bit clears the corresponding mask, enabling the interrupt to be sent to the interrupt controller.


#### SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x014

Type R/W, reset 0x0000.0000

September 05, 2011



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXIM	R/W	0	SSI Transmit FIFO Interrupt Mask
				Value Description
				0 The transmit FIFO interrupt is masked.
				1 The transmit FIFO interrupt is not masked.
2	RXIM	R/W	0	SSI Receive FIFO Interrupt Mask
				Value Description
				0 The receive FIFO interrupt is masked.
				1 The receive FIFO interrupt is not masked.
1	RTIM	R/W	0	SSI Receive Time-Out Interrupt Mask
				Value Description
				The receive FIFO time-out interrupt is masked.
				1 The receive FIFO time-out interrupt is not masked.
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				Value Description
				0 The receive FIFO overrun interrupt is masked.

1

The receive FIFO overrun interrupt is not masked.


## Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0x018

Type RO, reset 0x0000.0008



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXRIS	RO	1	SSI Transmit FIFO Raw Interrupt Status
				Value Description  No interrupt.  If the EOT bit in the SSICR1 register is clear, the transmit FIFO is half full or less.  If the EOT bit is set, the transmit FIFO is empty, and the last bit has been transmitted out of the serializer.  This bit is cleared when the transmit FIFO is more than half full (if the EOT bit is clear) or when it has any data in it (if the EOT bit is set).
2	RXRIS	RO	0	SSI Receive FIFO Raw Interrupt Status  Value Description  0 No interrupt.  1 The receive FIFO is half full or more.  This bit is cleared when the receive FIFO is less than half full.
1	RTRIS	RO	0	SSI Receive Time-Out Raw Interrupt Status

Value Description

0 No interrupt.

The receive time-out has occurred.

This bit is cleared when a 1 is written to the RTIC bit in the SSI Interrupt Clear (SSIICR) register.

Bit/Field	Name	Type	Reset	Description
0	RORRIS	RO	0	SSI Receive Overrun Raw Interrupt Status
				Value Description
				0 No interrupt.
				1 The receive FIFO has overflowed
				This bit is cleared when a 1 is written to the RORIC bit in the SSI

Interrupt Clear (SSIICR) register.


## Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0x01C

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXMIS	RO	0	SSI Transmit FIFO Masked Interrupt Status
				Value Description
				O An interrupt has not occurred or is masked.
				An unmasked interrupt was signaled due to the transmit FIFO being half full or less (if the EOT bit is clear) or due to the transmission of the last data bit (if the EOT bit is set).
				This bit is cleared when the transmit FIFO is more than half full (if the ${\tt EOT}$ bit is clear) or when it has any data in it (if the ${\tt EOT}$ bit is set).
2	RXMIS	RO	0	SSI Receive FIFO Masked Interrupt Status

Value Description

- 0 An interrupt has not occurred or is masked.
- 1 An unmasked interrupt was signaled due to the receive FIFO being half full or less.

This bit is cleared when the receive FIFO is less than half full.

**RTMIS** RO 1 0 SSI Receive Time-Out Masked Interrupt Status

Value Description

- 0 An interrupt has not occurred or is masked.
- An unmasked interrupt was signaled due to the receive time 1

This bit is cleared when a 1 is written to the RTIC bit in the SSI Interrupt Clear (SSIICR) register.

Bit/Field	Name	Туре	Reset	Description
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status
				<ul> <li>Value Description</li> <li>An interrupt has not occurred or is masked.</li> <li>An unmasked interrupt was signaled due to the receive FIFO overflowing.</li> </ul>

This bit is cleared when a 1 is written to the RORIC bit in the SSI Interrupt Clear (SSIICR) register.


# Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The SSIICR register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

### SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0x020

Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RTIC	W1C	0	SSI Receive Time-Out Interrupt Clear
				Writing a 1 to this bit clears the RTRIS bit in the <b>SSIRIS</b> register and the RTMIS bit in the <b>SSIMIS</b> register.
0	RORIC	W1C	0	SSI Receive Overrun Interrupt Clear
				Writing a 1 to this bit clears the RORRIS bit in the SSIRIS register and the RORMIS bit in the SSIMIS register.

## Register 10: SSI DMA Control (SSIDMACTL), offset 0x024


The **SSIDMACTL** register is the  $\mu$ DMA control register.

### SSI DMA Control (SSIDMACTL)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXDMAE	R/W	0	Transmit DMA Enable
				Value Description
				0 $\mu$ DMA for the transmit FIFO is disabled.
				1 $\mu$ DMA for the transmit FIFO is enabled.
0	RXDMAE	R/W	0	Receive DMA Enable

### Value Description

- 0  $\mu$ DMA for the receive FIFO is disabled.
- 1 μDMA for the receive FIFO is enabled.

# Register 11: SSI Clock Configuration (SSICC), offset 0xFC8

The SSICC register controls the baud clock source for the SSI module.


**Note:** If the PIOSC is used for the SSI baud clock, the system clock frequency must be at least 16 MHz in Run mode.

### SSI Clock Configuration (SSICC)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0xFC8

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	CS	R/W	0	SSI Baud Clock Source

The following table specifies the source that generates for the SSI baud clock:

Value Description

0x0 Either the system clock (if the PLL bypass is in effect) or the

PLL output (default).

0x1 PIOSC 0x2 - 0xF Reserved


## Register 12: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFD0

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	SSI Peripheral ID Register [7:0]

# Register 13: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

### SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0xFD4

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	SSI Peripheral ID Register [15:8]

# Register 14: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

### SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000

Offset 0xFD8

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	SSI Peripheral ID Register [23:16]


# Register 15: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFDC

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	SSI Peripheral ID Register [31:24]


## Register 16: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFE0

Type RO, reset 0x0000.0022



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x22	SSI Peripheral ID Register [7:0]


# Register 17: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFE4

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	SSI Peripheral ID Register [15:8]


## Register 18: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFE8

Type RO, reset 0x0000.0018



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	SSI Peripheral ID Register [23:16]


# Register 19: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFEC

Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	SSI Peripheral ID Register [31:24]


# Register 20: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

### SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	SSI PrimeCell ID Register [7:0]


## Register 21: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

### SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	SSI PrimeCell ID Register [15:8]


# Register 22: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

### SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFF8

Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	SSI PrimeCell ID Register [23:16]


## Register 23: SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

### SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 SSI2 base: 0x4000.A000 SSI3 base: 0x4000.B000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	SSI PrimeCell ID Register [31:24]

# 16 Inter-Integrated Circuit (I<sup>2</sup>C) Interface


The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM4F122E5QC microcontroller includes providing the ability to interact (both transmit and receive) with other I<sup>2</sup>C devices on the bus.

The Stellaris<sup>®</sup> LM4F122E5QC controller includes I<sup>2</sup>C modules with the following features:

- Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave
  - Supports both transmitting and receiving data as either a master or a slave
  - Supports simultaneous master and slave operation
- Four I<sup>2</sup>C modes
  - Master transmit
  - Master receive
  - Slave transmit
  - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Clock low timeout interrupt
- Dual slave address capability
- Master and slave interrupt generation
  - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
  - Slave generates interrupts when data has been transferred or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

## 16.1 Block Diagram

Figure 16-1. I<sup>2</sup>C Block Diagram



# 16.2 Signal Description

The following table lists the external signals of the  $I^2C$  interface and describes the function of each. The  $I^2C$  interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the I2COSCL and I2CSDA pins which default to the  $I^2C$  function. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the  $I^2C$  signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 669) should be set to choose the  $I^2C$  function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 687) to assign the  $I^2C$  signal to the specified GPIO port pin. Note that the I2CSCL pin should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646.

Table 16-1. Signals for I2C (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2C0SCL	72	PB2 (3)	I/O	OD	I <sup>2</sup> C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C0SDA	73	PB3 (3)	I/O	OD	I <sup>2</sup> C module 0 data.
I2C1SCL	34 74	PA6 (3) PG4 (3)	I/O	OD	I <sup>2</sup> C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C1SDA	35 75	PA7 (3) PG5 (3)	I/O	OD	I <sup>2</sup> C module 1 data.
I2C2SCL	36 95	PF6 (3) PE4 (3)	I/O	OD	I <sup>2</sup> C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C2SDA	58 96	PF7 (3) PE5 (3)	I/O	OD	I <sup>2</sup> C module 2 data.

Table 16-1. Signals for I2C (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
I2C3SCL	1 62	PD0 (3) PG0 (3)	I/O	OD	I <sup>2</sup> C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C3SDA	2 61	PD1 (3) PG1 (3)	I/O	OD	I <sup>2</sup> C module 3 data.
I2C4SCL	60	PG2 (3)	I/O	OD	I <sup>2</sup> C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C4SDA	59	PG3 (3)	I/O	OD	I <sup>2</sup> C module 4 data.
I2C5SCL	87	PG6 (3)	I/O	OD	I <sup>2</sup> C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C5SDA	88	PG7 (3)	I/O	OD	I <sup>2</sup> C module 5 data.


a. The TTL designation indicates the pin has TTL-compatible voltage levels.

# 16.3 Functional Description

Each I<sup>2</sup>C module is comprised of both master and slave functions. For proper operation, the SDA pin must be configured as an open-drain signal. A typical I<sup>2</sup>C bus configuration is shown in Figure 16-2.

See "Inter-Integrated Circuit (I<sup>2</sup>C) Interface" on page 1209 for I<sup>2</sup>C timing diagrams.

Figure 16-2. I<sup>2</sup>C Bus Configuration



### 16.3.1 I<sup>2</sup>C Bus Functional Overview


The  $I^2C$  bus uses only two signals: SDA and SCL, named <code>I2CSDA</code> and <code>I2CSCL</code> on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I<sup>2</sup>C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 996) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

### 16.3.1.1 START and STOP Conditions

The protocol of the I<sup>2</sup>C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 16-3.

Figure 16-3. START and STOP Conditions




The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the  $I^2C$  Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the  $I^2C$  Master Data (I2CMDR) register. When the  $I^2C$  module operates in Master receiver mode, the ACK bit is normally set causing the  $I^2C$  bus controller to transmit an acknowledge automatically after each byte. This bit must be cleared when the  $I^2C$  bus controller requires no further data to be transmitted from the slave transmitter.

When operating in slave mode, two bits in the I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS) register indicate detection of start and stop conditions on the bus; while two bits in the I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS) register allow start and stop conditions to be promoted to controller interrupts (when interrupts are enabled).

### 16.3.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 16-4. After the START condition, a slave address is transmitted. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in the **I2CMSA** register). If the R/S bit is clear, it indicates a transmit operation (send), and if it is set, it indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/transmit formats are then possible within a single transfer.


Figure 16-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 16-5). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the

master transmits (sends) data to the selected slave, and a one in this position means that the master receives data from the slave.


Figure 16-5. R/S Bit in First Byte



### 16.3.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 16-6).

Figure 16-6. Data Validity During Bit Transfer on the I<sup>2</sup>C Bus



### 16.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data transmitted out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 997.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Because the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

If the slave is required to provide a manual ACK or NACK, the I<sup>2</sup>C Slave ACK Control (I2CSACKCTL) register allows the slave to NACK for invalid data or command or ACK for valid data or command. When this operation is enabled, the I<sup>2</sup>C clock is pulled low after the last data bit until this register is written with the indicated response.

### 16.3.1.5 Clock Low Timeout

The I<sup>2</sup>C slave can extend the transaction by pulling the clock low periodically to create a slow bit transfer rate. The I<sup>2</sup>C module has a 12-bit programmable counter that is used to track how long the clock has been held low. The upper 8 bits of the count value are software programmable through the I<sup>2</sup>C Master Clock Low Timeout Count (I2CMCLKOCNT) register. The master can program this register with a count value that is acceptable to wait for the transaction to delay. The count is loaded at the START condition and counts down on every system clock edge. When the terminal

count is reached, the I<sup>2</sup>C master can force a STOP condition on the bus the next time the slave releases the clock and abort the transaction.

The CLKRIS bit in the  $I^2C$  Master Raw Interrupt Status (I2CMRIS) register is set when the clock timeout period is reached, allowing the master to start corrective action to resolve the remote slave state. In addition, the CLKTO bit in the  $I^2C$  Master Control/Status (I2CMCS) register is set; this bit is cleared when a STOP condition is sent or during the  $I^2C$  master reset.. The status of the raw SDA and SCL signals are readable by software through the SDA and SCL bits in the  $I^2C$  Master Bus Monitor (I2CMBMON) register to help determine the state of the remove slave.

If the slave holds the clock low continuously, the only solution is to interrupt the processor using the CLKRIS bit and resolve the condition at higher protocol levels by resetting both the master and the remote slave.

### 16.3.1.6 Dual Address

The I<sup>2</sup>C interface supports dual address capability for the slave. The additional programmable address is provided and can be matched if enabled. In legacy mode with dual address disabled, the I<sup>2</sup>C slave provides an ACK on the bus if the address matches the OAR field in the I2CSOAR register. In dual address mode, the I<sup>2</sup>C slave provides an ACK on the bus if either the OAR field in the I2CSOAR register or the OAR2 field in the I2CSOAR2 register is matched. The enable for dual address is programmable through the OAR2EN bit in the I2CSOAR2 register. The legacy address has always higher priority and to avoid confusion, and there is no disable on the legacy address.

The OAR2SEL bit in the **I2CSCSR** register indicates if the address that was ACKed is the alternate address or not. When this bit is clear, it indicates either legacy operation or no address match.

### 16.3.1.7 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) switches off its data output stage and retires until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

## 16.3.2 Available Speed Modes

The I<sup>2</sup>C bus can run in either Standard mode (100 kbps) or Fast mode (400 kbps). The selected mode should match the speed of the other I<sup>2</sup>C devices on the bus.

### 16.3.2.1 Standard and Fast Modes

Standard and Fast modes are selected using a value in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register that results in an SCL frequency of 100 kbps for Standard mode or 400 kbps for Fast mode.

The I<sup>2</sup>C clock rate is determined by the parameters *CLK\_PRD*, *TIMER\_PRD*, *SCL\_LP*, and *SCL\_HP* where:

CLK\_PRD is the system clock period

SCL\_LP is the low phase of SCL (fixed at 6)

SCL\_HP is the high phase of SCL (fixed at 4)



TIMER\_PRD is the programmed value in the I2CMTPR register (see page 1017).

The I<sup>2</sup>C clock period is calculated as follows:

### For example:

 $CLK \ PRD = 50 \ ns$ 

 $TIMER_{PRD} = 2$ 

SCL\_LP=6

SCL HP=4

### yields a SCL frequency of:

 $1/SCL\_PERIOD = 333 \text{ Khz}$ 

Table 16-2 gives examples of the timer periods that should be used to generate both Standard and Fast mode SCL frequencies based on various system clock frequencies.

Table 16-2. Examples of I<sup>2</sup>C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 MHz	0x01	100 Kbps	-	-
6 MHz	0x02	100 Kbps	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps
20 MHz	0x09	100 Kbps	0x02	333 Kbps
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps
33 MHz	0x10	97.1 Kbps	0x04	330 Kbps
40 MHz	0x13	100 Kbps	0x04	400 Kbps
50 MHz	0x18	100 Kbps	0x06	357 Kbps
80 MHz	0x27	100 Kbps	0x09	400 Kbps

### 16.3.3 Interrupts

The I<sup>2</sup>C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master arbitration lost
- Master transaction error
- Master bus timeout
- Slave transaction received
- Slave transaction requested
- Stop condition on bus detected
- Start condition on bus detected

The I<sup>2</sup>C master and I<sup>2</sup>C slave modules have separate interrupt signals. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

### 16.3.3.1 I<sup>2</sup>C Master Interrupts

The  $I^2C$  master module generates an interrupt when a transaction completes (either transmit or receive), when arbitration is lost, or when an error occurs during a transaction. To enable the  $I^2C$  master interrupt, software must set the IM bit in the  $I^2C$  Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR and ARBLST bits in the  $I^2C$  Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction and to ensure that arbitration has not been lost. An error condition is asserted if the last transaction wasn't acknowledged by the slave. If an error is not detected and the master has not lost arbitration, the application can proceed with the transfer. The interrupt is cleared by writing a 1 to the IC bit in the  $I^2C$  Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the  $I^2C$  Master Raw Interrupt Status (I2CMRIS) register.

### 16.3.3.2 I<sup>2</sup>C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by setting the DATAIM bit in the  $I^2C$  Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the  $I^2C$  Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the  $I^2C$  Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by setting the DATAIC bit in the  $I^2C$  Slave Interrupt Clear (I2CSICR) register.

In addition, the slave module can generate an interrupt when a start and stop condition is detected. These interrupts are enabled by setting the STARTIM and STOPIM bits of the I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR) register and cleared by writing a 1 to the STOPIC and STARTIC bits of the I<sup>2</sup>C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the  $I^2C$  Slave Raw Interrupt Status (I2CSRIS) register.

### 16.3.4 Loopback Operation

The  $I^2C$  modules can be placed into an internal loopback mode for diagnostic or debug work by setting the LPBK bit in the  $I^2C$  Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

### 16.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various I<sup>2</sup>C transfer types in both master and slave mode.

### 16.3.5.1 I<sup>2</sup>C Master Command Sequences

The figures that follow show the command sequences available for the I<sup>2</sup>C master.




Figure 16-7. Master Single TRANSMIT




Figure 16-8. Master Single RECEIVE




Figure 16-9. Master TRANSMIT with Repeated START




Figure 16-10. Master RECEIVE with Repeated START




Figure 16-11. Master RECEIVE with Repeated START after TRANSMIT with Repeated START




Figure 16-12. Master TRANSMIT with Repeated START after RECEIVE with Repeated START

## 16.3.5.2 I<sup>2</sup>C Slave Command Sequences

Figure 16-13 on page 1007 presents the command sequence available for the I<sup>2</sup>C slave.




Figure 16-13. Slave Command Sequence

# 16.4 Initialization and Configuration

The following example shows how to configure the  $I^2C$  module to transmit a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I<sup>2</sup>C clock using the **RCGCI2C** register in the System Control module (see page 384).
- 2. Enable the clock to the appropriate GPIO module via the **RCGCGPIO** register in the System Control module (see page 375). To find out which GPIO port to enable, refer to Table 21-5 on page 1183.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register (see page 669). To determine which GPIOs to configure, see Table 21-4 on page 1177.
- **4.** Enable the I<sup>2</sup>C pins for Open Drain operation. See page 674.
- **5.** Configure the PMCn fields in the **GPIOPCTL** register to assign the I<sup>2</sup>C signals to the appropriate pins. See page 687 and Table 21-5 on page 1183.
- 6. Initialize the I<sup>2</sup>C Master by writing the I2CMCR register with a value of 0x0000.0010.

7. Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock/(2*(SCL_LP + SCL_HP)*SCL_CLK))-1;
TPR = (20MHz/(2*(6+4)*100000))-1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- 8. Specify the slave address of the master and that the next operation is a Transmit by writing the I2CMSA register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- **9.** Place data (byte) to be transmitted in the data register by writing the **I2CMDR** register with the desired data.
- **10.** Initiate a single byte transmit of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 11. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.
- 12. Check the ERROR bit in the I2CMCS register to confirm the transmit was acknowledged.

## 16.5 Register Map

Table 16-3 on page 1008 lists the I<sup>2</sup>C registers. All addresses given are relative to the I<sup>2</sup>C base address:

■ I<sup>2</sup>C 0: 0x4002.0000

■ I<sup>2</sup>C 1: 0x4002.1000

■ I<sup>2</sup>C 2: 0x4002.2000

■ I<sup>2</sup>C 3: 0x4002.3000

■ I<sup>2</sup>C 4: 0x400C.0000

■ I<sup>2</sup>C 5: 0x400C.1000

Note that the I<sup>2</sup>C module clock must be enabled before the registers can be programmed (see page 384). There must be a delay of 3 system clocks after the I<sup>2</sup>C module clock is enabled before any I<sup>2</sup>C module registers are accessed.

The hw\_i2c.h file in the StellarisWare<sup>®</sup> Driver Library uses a base address of 0x800 for the I<sup>2</sup>C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses an offset between 0x000 and 0x018 with the slave base address.

Table 16-3. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I <sup>2</sup> C Master					
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	1010
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	1011
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	1016

Table 16-3. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	1017
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	1018
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	1019
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	1020
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	1021
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	1022
0x024	I2CMCLKOCNT	R/W	0x0000.0000	I2C Master Clock Low Timeout Count	1023
0x02C	I2CMBMON	RO	0x0000.0000	I2C Master Bus Monitor	1024
I <sup>2</sup> C Slave					
0x800	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	1025
0x804	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	1026
0x808	I2CSDR	R/W	0x0000.0000	I2C Slave Data	1028
0x80C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	1029
0x810	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	1030
0x814	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	1031
0x818	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	1032
0x81C	I2CSOAR2	R/W	0x0000.0000	I2C Slave Own Address 2	1033
0x820	I2CSACKCTL	R/W	0x0000.0000	I2C Slave ACK Control	1034
I <sup>2</sup> C Status	s and Control	1			
0xFC0	I2CPP	RO	0x0000.0000	I2C Peripheral Properties	1035

# 16.6 Register Descriptions (I<sup>2</sup>C Master)

The remainder of this section lists and describes the  $I^2C$  master registers, in numerical order by address offset.

# Register 1: I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Transmit (Low).

#### I2C Master Slave Address (I2CMSA)

Name


Type

Reset

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x000

Type R/W, reset 0x0000.0000

Bit/Field



		. )   -		
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:1	SA	R/W	0x00	I <sup>2</sup> C Slave Address This field specifies bits A6 through A0 of the slave address.
0	R/S	R/W	0	Receive/Send The $\mathbb{R}/\mathbb{S}$ bit specifies if the next operation is a Receive (High) or Transmit (Low).

Description

Value Description

0 Transmit

1 Receive

### Register 2: I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004

This register accesses status bits when read and control bits when written. When read, the status register indicates the state of the  $I^2C$  bus controller. When written, the control register configures the  $I^2C$  controller operation.

The START bit generates the START or REPEATED START condition. The STOP bit determines if the cycle stops at the end of the data cycle or continues on to a repeated START condition. To generate a single transmit cycle, the  $I^2C$  Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is cleared, and this register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), an interrupt becomes active and the data may be read from the I2CMDR register. When the I2CMDR register. When the I2CMDR module operates in Master receiver mode, the ACK bit is normally set, causing the I2CMDR to transmit an acknowledge automatically after each byte. This bit must be cleared when the I2CMDR requires no further data to be transmitted from the slave transmitter.


#### **Read-Only Status Register**

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	CLKTO	RO	0	Clock Timeout Error

Value Description

- 0 No clock timeout error.
- 1 The clock timeout error has occurred.

This bit is cleared when the master sends a STOP condition or if the  $I^2C$  master is reset.

Bit/Field	Name	Туре	Reset	Description
6	BUSBSY	RO	0	Bus Busy
				Value Description  The I <sup>2</sup> C bus is idle.  The I <sup>2</sup> C bus is busy.
				The bit changes based on the START and STOP conditions.
5	IDLE	RO	0	I <sup>2</sup> C Idle
				Value Description  The I <sup>2</sup> C controller is not idle.  The I <sup>2</sup> C controller is idle.
4	ARBLST	RO	0	Arbitration Lost
				<ul> <li>Value Description</li> <li>The I<sup>2</sup>C controller won arbitration.</li> <li>The I<sup>2</sup>C controller lost arbitration.</li> </ul>
3	DATACK	RO	0	Acknowledge Data
				Value Description  The transmitted data was acknowledged  The transmitted data was not acknowledged.
2	ADRACK	RO	0	Acknowledge Address  Value Description  0 The transmitted address was acknowledged  1 The transmitted address was not acknowledged.
1	ERROR	RO	0	Error  Value Description  0 No error was detected on the last operation.  1 An error occurred on the last operation.  The error can be from the slave address not being acknowledged or the transmit data not being acknowledged.
0	BUSY	RO	0	Value Description  The controller is idle.
				1 The controller is busy.  When the BUSY bit is set, the other status bits are not valid.
				This is a boot bit to oct, the other status bits are not valid.

### **Write-Only Control Register**

#### I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000
I2C 1 base: 0x4002.1000
I2C 2 base: 0x4002.2000
I2C 3 base: 0x4002.3000
I2C 4 base: 0x400C.0000
I2C 5 base: 0x400C.1000
Offset 0x004

Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		' '						rese	rved		1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'				rese	rved						ACK	STOP	START	RUN
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ACK	WO	0	Data Acknowledge Enable
				Value Description
				The received data byte is not acknowledged automatically by the master.
				1 The received data byte is acknowledged automatically by the master. See field decoding in Table 16-4 on page 1014.
2	STOP	WO	0	Generate STOP
				Value Description
				0 The controller does not generate the STOP condition.
				1 The controller generates the STOP condition. See field decoding in Table 16-4 on page 1014.
1	START	WO	0	Generate START
				Value Description
				0 The controller does not generate the START condition.
				1 The controller generates the START or repeated START condition. See field decoding in Table 16-4 on page 1014.
0	RUN	WO	0	I <sup>2</sup> C Master Enable

Value Description

- 0 The master is disabled.
- The master is enabled to transmit or receive data. See field decoding in Table 16-4 on page 1014.

Table 16-4. Write Field Decoding for I2CMCS[3:0] Field

Current	I2CMSA[0]		I2CMC	CS[3:0]		Description		
State	R/S	ACK	STOP	START	RUN	- Description		
	0	X <sup>a</sup>	0	1	1	START condition followed by TRANSMIT (master goes to the Master Transmit state).		
	0	Х	1	1	1	START condition followed by a TRANSMIT and STOP condition (master remains in Idle state).		
1.11.	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).		
Idle	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).		
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).		
	1	1	1	1	1	Illegal		
	All other co	mbination	s not listed	are non-op	erations.	NOP		
	Х	Х	0	0	1	TRANSMIT operation (master remains in Master Transmit state).		
	Х	Х	1	0	0	STOP condition (master goes to Idle state).		
	Х	Х	1	0	1	TRANSMIT followed by STOP condition (master goes to Idle state).		
	0	Х	0	1	1	Repeated START condition followed by a TRANSMIT (master remains in Master Transmit state).		
Master	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).		
Transmit	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).		
	1	0	1	1	1	Repeated START condition followed by a TRANSMIT and STOP condition (master goes to Idle state).		
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).		
	1	1	1	1	1	Illegal.		
	All other co	mbination	s not listed	are non-op	erations.	NOP.		

Table 16-4. Write Field Decoding for I2CMCS[3:0] Field (continued)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	Description
			RECEIVE operation with negative ACK (master remains in Master Receive state).			
	Х	X X 1 0 0	0	STOP condition (master goes to Idle state).b		
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
X 1 1 0 1	Illegal.					
Master Receive		1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).			
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by TRANSMIT (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by TRANSMIT and STOP condition (master goes to Idle state).
	All other co	mbinations	s not listed	are non-op	erations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

## Register 3: I<sup>2</sup>C Master Data (I2CMDR), offset 0x008

**Important:** This register is read-sensitive. See the register description for details.


This register contains the data to be transmitted when in the Master Transmit state and the data received when in the Master Receive state.

#### I2C Master Data (I2CMDR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	Data Transferred

Data transferred during transaction.

# Register 4: I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

Caution – Take care not to set bit 7 when accessing this register as unpredictable behavior can occur.


#### I2C Master Timer Period (I2CMTPR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000

I2C 5 base: 0x400C.1000

Offset 0x00C

Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	TPR	R/W	0x1	SCL Clock Period

This field specifies the period of the SCL clock.

 $SCL\_PRD = 2 \times (1 + TPR) \times (SCL\_LP + SCL\_HP) \times CLK\_PRD$ 

where:

SCL\_PRD is the SCL line period (I<sup>2</sup>C clock).

 $\mathtt{TPR}$  is the Timer Period register value (range of 1 to 127).

SCL\_LP is the SCL Low period (fixed at 6).

SCL\_HP is the SCL High period (fixed at 4).

CLK\_PRD is the system clock period in ns.

# Register 5: I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

#### I2C Master Interrupt Mask (I2CMIMR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x010

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1				rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		!		reserved								CLKIM	IM	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0

Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKIM	R/W	0	Clock Timeout Interrupt Mask
				Value Description
				The clock timeout interrupt is sent to the interrupt controller when the CLKRIS bit in the I2CMRIS register is set.
				O The CLKRIS interrupt is suppressed and not sent to the interrupt controller.
0	IM	R/W	0	Interrupt Mask

#### Value Description

- 1 The master interrupt is sent to the interrupt controller when the RIS bit in the I2CMRIS register is set.
- The RIS interrupt is suppressed and not sent to the interrupt controller.


# Register 6: I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

#### I2C Master Raw Interrupt Status (I2CMRIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKRIS	RO	0	Clock Timeout Raw Interrupt Status
				Value Description
				1 The clock timeout interrupt is pending.
				0 No interrupt.
				This bit is cleared by writing a 1 to the CLKIC bit in the I2CMICR register.
0	RIS	RO	0	Raw Interrupt Status

Value Description

A master interrupt is pending.

0 No interrupt.

This bit is cleared by writing a 1 to the IC bit in the I2CMICR register.

# Register 7: I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x018 Type RO, reset 0x0000.0000

RO

Type Reset RO

RO

RO

RO

RO

30 28 27 26 25 22 21 20 19 18 17 16 reserved RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 8 2 0 14 CLKMIS MIS reserved

RO

RO

RO

RO

RO

RO

RO

RO

RO

Bit/Field	Name	Type	Reset	Description
		,,		
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKMIS	RO	0	Clock Timeout Masked Interrupt Status
				Value Description
				An unmasked clock timeout interrupt was signaled and is pending.
				0 No interrupt.
				This bit is cleared by writing a 1 to the CLKIC bit in the I2CMICR register.
0	MIS	RO	0	Masked Interrupt Status

Value Description

- 1 An unmasked master interrupt was signaled and is pending.
- 0 An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the IC bit in the I2CMICR register.


# Register 8: I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw and masked interrupts.

### I2C Master Interrupt Clear (I2CMICR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x01C

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	CLKIC	WO	0	Clock Timeout Interrupt Clear
				Writing a 1 to this bit clears the CLKRIS bit in the I2CMRIS register and the CLKMIS bit in the I2CMMIS register.
				A read of this register returns no meaningful data.
0	IC	WO	0	Interrupt Clear

Writing a 1 to this bit clears the RIS bit in the I2CMRIS register and the MIS bit in the I2CMMIS register.

A read of this register returns no meaningful data.

# Register 9: I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

#### I2C Master Configuration (I2CMCR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x020

Offset 0x020 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1			1	rese	rved					1 1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	rese	rved	1				SFE	MFE		reserved		LPBK
Type Reset	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0									

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SFE	R/W	0	I <sup>2</sup> C Slave Function Enable
				Value Description
				1 Slave mode is enabled.
				0 Slave mode is disabled.
4	MFE	R/W	0	I <sup>2</sup> C Master Function Enable
				Value Description
				1 Master mode is enabled.
				0 Master mode is disabled.
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LPBK	R/W	0	I <sup>2</sup> C Loopback

Value Description

- 1 The controller in a test mode loopback configuration.
- 0 Normal operation.

# Register 10: I<sup>2</sup>C Master Clock Low Timeout Count (I2CMCLKOCNT), offset 0x024


This register contains the upper 8 bits of a 12-bit counter that can be used to keep the timeout limit for clock stretching by a remote slave. The lower four bits of the counter are not user visible.

#### I2C Master Clock Low Timeout Count (I2CMCLKOCNT)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CNTL	R/W	0	I <sup>2</sup> C Master Count


This field contains the upper 8 bits of a 12-bit counter for the clock low timeout count.

## Register 11: I<sup>2</sup>C Master Bus Monitor (I2CMBMON), offset 0x02C

This register is used to determine the SCL and SDA signal status.

#### I2C Master Bus Monitor (I2CMBMON)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x02C Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	SDA	RO	0	I <sup>2</sup> C SDA Status
				Value Description
				1 The I2CSDA signal is high.
				0 The I2CSDA signal is low.
0	SCL	RO	0	I <sup>2</sup> C SCL Status
				Value Description

Value Description

- 1 The I2CSCL signal is high.
- 0 The I2CSCL signal is low.

# 16.7 Register Descriptions (I<sup>2</sup>C Slave)

The remainder of this section lists and describes the I<sup>2</sup>C slave registers, in numerical order by address offset.


## Register 12: I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x800

This register consists of seven address bits that identify the Stellaris I<sup>2</sup>C device on the I<sup>2</sup>C bus.

#### I2C Slave Own Address (I2CSOAR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x800

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	OAR	R/W	0x00	I <sup>2</sup> C Slave Own Address

This field specifies bits A6 through A0 of the slave address.

## Register 13: I<sup>2</sup>C Slave Control/Status (I2CSCSR), offset 0x804


This register functions as a control register when written, and a status register when read.

#### **Read-Only Status Register**

I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x804

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OAR2SEL	RO	0	OAR2 Address Matched
				Value Description
				1 OAR2 address matched and ACKed by the slave.
				Either the address is not matched or the match is in legacy mode.
				This bit gets reevaluated after every address comparison.
2	FBR	RO	0	First Byte Received
				Value Description

The first byte following the slave's own address has been received.

0 The first byte has not been received.

This bit is only valid when the RREQ bit is set and is automatically cleared when data has been read from the I2CSDR register.

This bit is not used for slave transmit operations. Note:

Bit/Field	Name	Туре	Reset	Description
1	TREQ	RO	0	Transmit Request
				Value Description
				The I <sup>2</sup> C controller has been addressed as a slave transmitter and is using clock stretching to delay the master until data has been written to the <b>I2CSDR</b> register.
				0 No outstanding transmit request.
0	RREQ	RO	0	Receive Request
				Value Description


- The I<sup>2</sup>C controller has outstanding receive data from the I<sup>2</sup>C 1 master and is using clock stretching to delay the master until the data has been read from the I2CSDR register.
- No outstanding receive data. 0

### **Write-Only Control Register**

#### I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x804

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DA	WO	0	Device Active

Value Description

Disables the I<sup>2</sup>C slave operation.

Enables the I<sup>2</sup>C slave operation.

## Register 14: I<sup>2</sup>C Slave Data (I2CSDR), offset 0x808


**Important:** This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

#### I2C Slave Data (I2CSDR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x808 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	Data for Transfer

This field contains the data for transfer during a slave receive or transmit operation.

## Register 15: I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x80C

This register controls whether a raw interrupt is promoted to a controller interrupt.

#### I2C Slave Interrupt Mask (I2CSIMR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x80C

Type R/W, reset 0x0000.0000

D:4/E:-1-1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		 		reserved							STOPIM	STARTIM	DATAIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0						

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPIM	R/W	0	Stop Condition Interrupt Mask
				Value Description

- 1 The STOP condition interrupt is sent to the interrupt controller when the STOPRIS bit in the I2CSRIS register is set.
- The STOPRIS interrupt is suppressed and not sent to the interrupt controller.
- 1 STARTIM R/W 0 Start Condition Interrupt Mask

#### Value Description

- 1 The START condition interrupt is sent to the interrupt controller when the STARTRIS bit in the I2CSRIS register is set.
- 0 The STARTRIS interrupt is suppressed and not sent to the interrupt controller.
- 0 DATAIM R/W 0 Data Interrupt Mask

#### Value Description

- The data received or data requested interrupt is sent to the interrupt controller when the DATARIS bit in the I2CSRIS register is set.
- The DATARIS interrupt is suppressed and not sent to the interrupt controller.

## Register 16: I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x810

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x810

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					1 1	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			 		reserved						1	STOPRIS	STARTRIS	DATARIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPRIS	RO	0	Stop Condition Raw Interrupt Status  Value Description  1 A STOP condition interrupt is pending.  0 No interrupt.  This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.
1	STARTRIS	RO	0	Start Condition Raw Interrupt Status  Value Description  1 A START condition interrupt is pending.  0 No interrupt.  This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.
0	DATARIS	RO	0	Data Raw Interrupt Status  Value Description

1 A data received or data requested interrupt is pending.

0 No interrupt.

This bit is cleared by writing a 1 to the  ${\tt DATAIC}$  bit in the  ${\tt I2CSICR}$  register.

## Register 17: I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x814

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x814

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		i			rese	rved				1			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•				reserved	l					! !	STOPMIS	STARTMIS	DATAMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPMIS	RO	0	Stop Condition Masked Interrupt Status
				Value Description
				1 An unmasked STOP condition interrupt was signaled is pending.
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the STOPIC bit in the I2CSICR register.
1	STARTMIS	RO	0	Start Condition Masked Interrupt Status
				Value Description
				<ol> <li>An unmasked START condition interrupt was signaled is pending.</li> </ol>
				O An interrupt has not occurred or is masked.
				This bit is cleared by writing a 1 to the STARTIC bit in the I2CSICR register.
0	DATAMIS	RO	0	Data Masked Interrupt Status

Value Description

- An unmasked data received or data requested interrupt was signaled is pending.
- O An interrupt has not occurred or is masked.

This bit is cleared by writing a 1 to the  ${\tt DATAIC}$  bit in the  ${\tt I2CSICR}$  register.

# Register 18: I<sup>2</sup>C Slave Interrupt Clear (I2CSICR), offset 0x818

This register clears the raw interrupt. A read of this register returns no meaningful data.

### I2C Slave Interrupt Clear (I2CSICR)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0x818

Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1			1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				'			reserved							STOPIC	STARTIC	DATAIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0	WO 0	WO 0						

Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPIC	WO	0	Stop Condition Interrupt Clear
				Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.
				A read of this register returns no meaningful data.
1	STARTIC	WO	0	Start Condition Interrupt Clear
				Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.
				A read of this register returns no meaningful data.
0	DATAIC	WO	0	Data Interrupt Clear
				Writing a 1 to this bit clears the STOPRIS bit in the I2CSRIS register and the STOPMIS bit in the I2CSMIS register.

A read of this register returns no meaningful data.


# Register 19: I<sup>2</sup>C Slave Own Address 2 (I2CSOAR2), offset 0x81C

This register consists of seven address bits that identify the alternate address for the  $I^2C$  device on the  $I^2C$  bus.

#### I2C Slave Own Address 2 (I2CSOAR2)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x81C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	OAR2EN	R/W	0	I <sup>2</sup> C Slave Own Address 2 Enable
				Value Description  1 Enables the use of the alternate address in the OAR2 field.  O The alternate address is disabled.
6:0	OAR2	R/W	0x00	I <sup>2</sup> C Slave Own Address 2 This field specifies the alternate OAR2 address.

## Register 20: I<sup>2</sup>C Slave ACK Control (I2CSACKCTL), offset 0x820


This register enables the I<sup>2</sup>C slave to NACK for invalid data or command or ACK for valid data or command. The I<sup>2</sup>C clock is pulled low after the last data bit until this register is written.



I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.2000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000

Offset 0x820

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	ACKOVAL	R/W	0	I <sup>2</sup> C Slave ACK Override Value
				Value Description  1 A NACK is sent indicating invalid data or command.  O An ACK is sent indicating valid data or command.
				7 Through Continuous and Talla data of Community.
0	ACKOEN	R/W	0	I <sup>2</sup> C Slave ACK Override Enable

#### Value Description

- 1 An ACK or NACK is sent according to the value written to the ACKOVAL bit.
- 0 A response in not provided.

# 16.8 Register Descriptions (I<sup>2</sup>C Status and Control)

The remainder of this section lists and describes the I<sup>2</sup>C status and control registers, in numerical order by address offset.

## Register 21: I<sup>2</sup>C Peripheral Properties (I2CPP), offset 0xFC0


The **I2CPP** register provides information regarding the properties of the I<sup>2</sup>C module.

#### I2C Peripheral Properties (I2CPP)

I2C 0 base: 0x4002.0000 I2C 1 base: 0x4002.1000 I2C 2 base: 0x4002.2000 I2C 3 base: 0x4002.3000 I2C 4 base: 0x400C.0000 I2C 5 base: 0x400C.1000 Offset 0xFC0

Type RO, reset 0x0000.0000

Rit/Field



Ditt icia	Name	Турс	reset	Description
31:1	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	HS	RO	0x0	High-Speed Capable

Description

Reset

Type

Name

#### Value Description

- 1 The interface is capable of High-Speed operation.
- 0 The interface is capable of fast- and standard-speed operation.

# 17 Controller Area Network (CAN) Module


Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths less than 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 meters).

The Stellaris<sup>®</sup> LM4F122E5QC microcontroller includes one CAN unit with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

### 17.1 Block Diagram

Figure 17-1. CAN Controller Block Diagram



# 17.2 Signal Description

The following table lists the external signals of the CAN controller and describes the function of each. The CAN controller signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the CAN signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 669) should be set to choose the CAN controller function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 687) to assign the CAN signal to the specified GPIO port pin. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646.

Table 17-1. Signals for Controller Area Network (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
CANORx	40 92 95	PF0 (3) PB4 (8) PE4 (8)	1	TTL	CAN module 0 receive.
CAN0Tx	43 91 96	PF3 (3) PB5 (8) PE5 (8)	0	TTL	CAN module 0 transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

### 17.3 Functional Description


The Stellaris CAN controller conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

A data frame contains data for transmission, whereas a remote frame contains no data and is used to request the transmission of a specific message object. The CAN data/remote frame is constructed as shown in Figure 17-2.

Figure 17-2. CAN Data/Remote Frame



The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate

message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These memory blocks are accessed via either of the CAN message object register interfaces.

The message memory is not directly accessible in the Stellaris memory map, so the Stellaris CAN controller provides an interface to communicate with the message memory via two CAN interface register sets for communicating with the message objects. The message object memory cannot be directly accessed, so these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that must be processed. In general, one interface is used for transmit data and one for receive data.

#### 17.3.1 Initialization

To use the CAN controller, the peripheral clock must be enabled using the **RCGC0** register (see page 283). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register (see page 290). To find out which GPIO port to enable, refer to Table 21-4 on page 1177. Set the GPIO AFSEL bits for the appropriate pins (see page 669). Configure the PMCn fields in the **GPIOPCTL** register to assign the CAN signals to the appropriate pins. See page 687 and Table 21-5 on page 1183.

Software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the CANnTX signal is held High. Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible while in the initialization state.

To initialize the CAN controller, set the CAN Bit Timing (CANBIT) register and configure each message object. If a message object is not needed, label it as not valid by clearing the MSGVAL bit in the CAN IFn Arbitration 2 (CANIFnARB2) register. Otherwise, the whole message object must be initialized, as the fields of the message object may not have valid information, causing unexpected results. Both the INIT and CCE bits in the CANCTL register must be set in order to access the CANBIT register and the CAN Baud Rate Prescaler Extension (CANBRPE) register to configure the bit timing. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (indicating a bus idle condition) before it takes part in bus activities and starts message transfers. Message object initialization does not require the CAN to be in the initialization state and can be done on the fly. However, message objects should all be configured to particular identifiers or set to not valid before message transfer starts. To change the configuration of a message object during normal operation, clear the MSGVAL bit in the CANIFnARB2 register to indicate that the message object is not valid during the change. When the configuration is completed, set the MSGVAL bit again to indicate that the message object is once again valid.

### 17.3.2 Operation

Two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**) are used to access the message objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The two sets are independent and identical and can be used to queue transactions. Generally, one interface is used to transmit data and one is used to receive data.

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As each message is received, it goes through the message handler's filtering process, and if it passes through the filter, is stored in the message object specified by the MNUM bit in the **CAN IFn Command Request** (**CANIFnCRQ**) register. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the **CAN IFn Mask 1** and **CAN IFn Mask 2** (**CANIFnMSKn**) registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers. The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. Message objects can be used for one-time data transfers or can be permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. At the start of transmission, the appropriate TXRQST bit in the CAN Transmission Request n (CANTXRQn) register and the NEWDAT bit in the CAN New Data n (CANNWDAn) register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier (MNUM) for the message object, with 1 being the highest priority and 32 being the lowest priority. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

Transmission can be automatically started by the reception of a matching remote frame. To enable this mode, set the RMTEN bit in the **CAN IFn Message Control (CANIFnMCTL)** register. A matching received remote frame causes the TXRQST bit to be set, and the message object automatically transfers its data or generates an interrupt indicating a remote frame was requested. A remote frame can be strictly a single message identifier, or it can be a range of values specified in the message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are identified as remote frame requests. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are identified as a remote frame request. The MXTD bit in the **CANIFnMSK2** register should be set if a remote frame request is expected to be triggered by 29-bit extended identifiers.

### 17.3.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if a data transfer is not occurring between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NEWDAT bit in the CANNWDAn register is cleared. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TXRQST bit in the CANTXRQn register is cleared. If the CAN controller is configured to interrupt on a successful transmission of a message object, (the TXIE bit in the CAN IFn Message Control (CANIFnMCTL) register is set), the INTPND bit in the CANIFnMCTL register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

### 17.3.4 Configuring a Transmit Message Object

The following steps illustrate how to configure a transmit message object.

- 1. In the CAN IFn Command Mask (CANIFnCMASK) register:
  - Set the WRNRD bit to specify a write to the **CANIFnCMASK** register; specify whether to transfer the IDMASK, DIR, and MXTD of the message object into the **CAN IFn** registers using the MASK bit
  - Specify whether to transfer the ID, DIR, XTD, and MSGVAL of the message object into the interface registers using the ARB bit
  - Specify whether to transfer the control bits into the interface registers using the CONTROL bit
  - Specify whether to clear the INTPND bit in the CANIFnMCTL register using the CLRINTPND bit
  - Specify whether to clear the NEWDAT bit in the CANNWDAn register using the NEWDAT bit
  - Specify which bits to transfer using the DATAA and DATAB bits
- 2. In the CANIFnMSK1 register, use the MSK[15:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[15:0] in this register are used for bits [15:0] of the 29-bit message identifier and are not used for an 11-bit identifier. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. For a 29-bit identifier, configure ID[15:0] in the CANIFnARB1 register to are used for bits [15:0] of the message identifier and ID[12:0] in the CANIFnARB2 register to are used for bits [28:16] of the message identifier. Set the XTD bit to indicate an extended identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 5. For an 11-bit identifier, disregard the CANIFnARB1 register and configure ID[12:2] in the CANIFnARB2 register to are used for bits [10:0] of the message identifier. Clear the XTD bit to indicate a standard identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- **6.** In the **CANIFnMCTL** register:
  - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
  - Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission

- Optionally set the RMTEN bit to enable the TXRQST bit to be set on the reception of a matching remote frame allowing automatic transmission
- Set the EOB bit for a single message object
- Configure the DLC[3:0] field to specify the size of the data frame. Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXROST bits.
- 7. Load the data to be transmitted into the CAN IFn Data (CANIFnDA1, CANIFnDA2, CANIFnDB1, CANIFnDB2) registers. Byte 0 of the CAN data frame is stored in DATA[7:0] in the CANIFnDA1 register.
- 8. Program the number of the message object to be transmitted in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register.
- **9.** When everything is properly configured, set the TXRQST bit in the **CANIFNMCTL** register. Once this bit is set, the message object is available to be transmitted, depending on priority and bus availability. Note that setting the RMTEN bit in the **CANIFNMCTL** register can also start message transmission if a matching remote frame has been received.

### 17.3.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MSGVAL bit in the CANIFnARB2 register nor the TXRQST bits in the CANIFnMCTL register have to be cleared before the update.

Even if only some of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn/CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU must write all four bytes into the **CANIFnDAn/CANIFnDBn** register or the message object is transferred to the **CANIFnDAn/CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WRNRD, DATAA and DATAB bits in the **CANIFnMSKn** register are set, followed by writing the updated data into **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** registers, and then the number of the message object is written to the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. To begin transmission of the new data as soon as possible, set the TXRQST bit in the **CANIFnMSKn** register.

To prevent the clearing of the TXRQST bit in the **CANIFNMCTL** register at the end of a transmission that may already be in progress while the data is updated, the NEWDAT and TXRQST bits have to be set at the same time in the **CANIFNMCTL** register. When these bits are set at the same time, NEWDAT is cleared as soon as the new transmission has started.

### 17.3.6 Accepting Received Message Objects

When the arbitration and control field (the ID and XTD bits in the **CANIFnARB2** and the RMTEN and DLC[3:0] bits of the **CANIFnMCTL** register) of an incoming message is completely shifted into the CAN controller, the message handling capability of the controller starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the controller uses the acceptance filtering programmed through the mask bits in the **CANIFnMSKn** register and enabled using the UMASK bit in the **CANIFnMCTL** register. Each valid message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received.



### 17.3.7 Receiving a Data Frame

The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM. The data bytes, all arbitration bits, and the DLC bits are all stored into the corresponding message object. In this manner, the data bytes are connected with the identifier even if arbitration masks are used. The NEWDAT bit of the CANIFnMCTL register is set to indicate that new data has been received. The CPU should clear this bit when it reads the message object to indicate to the controller that the message has been received, and the buffer is free to receive more messages. If the CAN controller receives a message and the NEWDAT bit is already set, the MSGLST bit in the CANIFnMCTL register is set to indicate that the previous data was lost. If the system requires an interrupt on successful reception of a frame, the RXIE bit of the CANIFnMCTL register should be set. In this case, the INTPND bit of the same register is set, causing the CANINT register to point to the message object that just received a message. The TXRQST bit of this message object should be cleared to prevent the transmission of a remote frame.

### 17.3.8 Receiving a Remote Frame

A remote frame contains no data, but instead specifies which object should be transmitted. When a remote frame is received, three different configurations of the matching message object have to be considered:

**Table 17-2. Message Object Configurations** 

Configuration in CANIFnMCTL	Description
<ul> <li>DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register</li> <li>RMTEN = 1 (set the TXRQST bit of the CANIFnMCTL register at reception of the frame to enable transmission)</li> <li>UMASK = 1 or 0</li> </ul>	At the reception of a matching remote frame, the TXRQST bit of this message object is set. The rest of the message object remains unchanged, and the controller automatically transfers the data in the message object as soon as possible.
<ul> <li>DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register</li> <li>RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame)</li> <li>UMASK = 0 (ignore mask in the CANIFnMSKn register)</li> </ul>	At the reception of a matching remote frame, the TXRQST bit of this message object remains unchanged, and the remote frame is ignored. This remote frame is disabled, the data is not transferred and nothing indicates that the remote frame ever happened.
■ DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register  ■ RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame)  ■ UMASK = 1 (use mask (MSK, MXTD, and MDIR in the CANIFnMSKn register) for acceptance filtering)	At the reception of a matching remote frame, the TXRQST bit of this message object is cleared. The arbitration and control field (ID + XTD + RMTEN + DLC) from the shift register is stored into the message object in the message RAM, and the NEWDAT bit of this message object is set. The data field of the message object remains unchanged; the remote frame is treated similar to a received data frame. This mode is useful for a remote data request from another CAN device for which the Stellaris controller does not have readily available data. The software must fill the data and answer the frame manually.

### 17.3.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message

object with the lowest message number. This prioritization is separate from that of the message identifier which is enforced by the CAN bus. As a result, if message object 1 and message object 2 both have valid messages to be transmitted, message object 1 is always transmitted first regardless of the message identifier in the message object itself.

### 17.3.10 Configuring a Receive Message Object

The following steps illustrate how to configure a receive message object.

- 1. Program the **CAN IFn Command Mask (CANIFnCMASK)** register as described in the "Configuring a Transmit Message Object" on page 1041 section, except that the WRNRD bit is set to specify a write to the message RAM.
- 2. Program the CANIFnMSK1 and CANIFnMSK2 registers as described in the "Configuring a Transmit Message Object" on page 1041 section to configure which bits are used for acceptance filtering. Note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. Program the CANIFnARB1 and CANIFnARB2 registers as described in the "Configuring a Transmit Message Object" on page 1041 section to program XTD and ID bits for the message identifier to be received; set the MSGVAL bit to indicate a valid message; and clear the DIR bit to specify receive.
- **5.** In the **CANIFnMCTL** register:
  - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
  - Optionally set the RXIE bit to enable the INTPND bit to be set after a successful reception
  - Clear the RMTEN bit to leave the TXRQST bit unchanged
  - Set the EOB bit for a single message object
  - Configure the DLC[3:0] field to specify the size of the data frame

Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.

**6.** Program the number of the message object to be received in the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. Reception of the message object begins as soon as a matching frame is available on the CAN bus.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the **CANIFnDA1** register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are received by a message object. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are received. The MXTD bit in the **CANIFnMSK2** register should be set if only 29-bit extended identifiers are expected by this message object.

### 17.3.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CANIFnCMSK** register and then writes the number of the message object to the **CANIFnCRQ** register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NEWDAT and INTPND bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt generated by this message object.

If the message object uses masks for acceptance filtering, the **CANIFnARBn** registers show the full, unmasked ID for the received message.

The NEWDAT bit in the **CANIFnMCTL** register shows whether a new message has been received since the last time this message object was read. The MSGLST bit in the **CANIFnMCTL** register shows whether more than one message has been received since the last time this message object was read. MSGLST is not automatically cleared, and should be cleared by software after reading its status.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TXRQST bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TXRQST bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

#### 17.3.11.1 Configuration of a FIFO Buffer

With the exception of the EOB bit in the **CANIFnMCTL** register, the configuration of receive message objects belonging to a FIFO buffer is the same as the configuration of a single receive message object (see "Configuring a Receive Message Object" on page 1044). To concatenate two or more message objects into a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest message object number is the first message object in a FIFO buffer. The EOB bit of all message objects of a FIFO buffer except the last one must be cleared. The EOB bit of the last message object of a FIFO buffer is set, indicating it is the last entry in the buffer.

#### 17.3.11.2 Reception of Messages with FIFO Buffers

Received messages with identifiers matching to a FIFO buffer are stored starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NEWDAT of the **CANIFNMCTL** register bit of this message object is set. By setting NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. Until all of the preceding message objects have been released by clearing the NEWDAT bit, all further messages for this FIFO buffer are written into the last message object of the FIFO buffer and therefore overwrite previous messages.

#### 17.3.11.3 Reading from a FIFO Buffer

When the CPU transfers the contents of a message object from a FIFO buffer by writing its number to the **CANIFnCRQ** register, the TXRQST and CLRINTPND bits in the **CANIFnCMSK** register should be set such that the NEWDAT and INTPEND bits in the **CANIFnMCTL** register are cleared after the read. The values of these bits in the **CANIFnMCTL** register always reflect the status of the message object before the bits are cleared. To assure the correct function of a FIFO buffer, the CPU should read out the message objects starting with the message object with the lowest message number. When reading from the FIFO buffer, the user should be aware that a new received message could be placed in the location of any message object for which the NEWDAT bit of the **CANIFnMCTL** register is clear. As a result, the order of the received messages in the FIFO is not guaranteed. Figure 17-3 on page 1047 shows how a set of message objects which are concatenated to a FIFO Buffer can be handled by the CPU.




Figure 17-3. Message Objects in a FIFO Buffer

## 17.3.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. The status interrupt has the highest

priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the **CANIFNMCTL** register or by reading the **CAN Status (CANSTS)** register. The status Interrupt is cleared by reading the **CANSTS** register.

The interrupt identifier INTID in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register reads as 0x0000. If the value of the INTID field is different from 0, then an interrupt is pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the interrupt controller is active. The interrupt line remains active until the INTID field is 0, meaning that all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is cleared, which disables interrupts from the CAN controller.

The INTID field of the **CANINT** register points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the RXOK, TXOK, and LEC bits in the **CANSTS** register can cause an interrupt. The EIE bit in the **CANCTL**register controls whether a change of the BOFF and EWARN bits in the **CANSTS** register can cause an interrupt. The IE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the interrupt controller. The **CANINT** register is updated even when the IE bit in the **CANCTL** register is clear, but the interrupt is not indicated to the CPU.

A value of 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register, indicating that either an error or status interrupt has been generated. A write access to the **CANSTS** register can clear the RXOK, TXOK, and LEC bits in that same register; however, the only way to clear the source of a status interrupt is to read the **CANSTS** register.

The source of an interrupt can be determined in two ways during interrupt handling. The first is to read the INTID bit in the **CANINT** register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and clear the message object's INTPND bit at the same time by setting the CLRINTPND bit in the **CANIFTCMSK** register. Once the INTPND bit has been cleared, the **CANINT** register contains the message number for the next message object with a pending interrupt.

#### 17.3.13 Test Mode

A Test Mode is provided which allows various diagnostics to be performed. Test Mode is entered by setting the TEST bit in the CANCTL register. Once in Test Mode, the TX[1:0], LBACK, SILENT and BASIC bits in the CAN Test (CANTST) register can be used to put the CAN controller into the various diagnostic modes. The RX bit in the CANTST register allows monitoring of the CANNRX signal. All CANTST register functions are disabled when the TEST bit is cleared.

#### 17.3.13.1 Silent Mode

Silent Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge Bits, Error Frames). The CAN Controller is put in Silent Mode setting the SILENT bit in the **CANTST** register. In Silent Mode, the CAN controller is able to receive valid data frames and valid remote frames, but it sends only recessive bits on the CAN bus and cannot start a transmission. If the CAN Controller is required to send a dominant bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the CAN Controller monitors this dominant bit, although the CAN bus remains in recessive state.

#### 17.3.13.2 Loopback Mode

Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the **CANTST** register. To be independent from external stimulation, the CAN Controller ignores acknowledge errors (a recessive bit sampled in the acknowledge slot of a data/remote frame) in Loopback Mode. The actual value of the CANNRX signal is disregarded by the CAN Controller. The transmitted messages can be monitored on the CANnTX signal.

#### 17.3.13.3 Loopback Combined with Silent Mode

Loopback Mode and Silent Mode can be combined to allow the CAN Controller to be tested without affecting a running CAN system connected to the CANnTX and CANnRX signals. In this mode, the CANnRX signal is disconnected from the CAN Controller and the CANnTX signal is held recessive. This mode is enabled by setting both the LBACK and SILENT bits in the **CANTST** register.

#### 17.3.13.4 Basic Mode

Basic Mode allows the CAN Controller to be operated without the Message RAM. In Basic Mode, The CANIF1 registers are used as the transmit buffer. The transmission of the contents of the IF1 registers is requested by setting the BUSY bit of the **CANIF1CRQ** register. The CANIF1 registers are locked while the BUSY bit is set. The BUSY bit indicates that a transmission is pending. As soon the CAN bus is idle, the CANIF1 registers are loaded into the shift register of the CAN Controller and transmission is started. When the transmission has completed, the BUSY bit is cleared and the locked CANIF1 registers are released. A pending transmission can be aborted at any time by clearing the BUSY bit in the **CANIF1CRQ** register while the CANIF1 registers are locked. If the CPU has cleared the BUSY bit, a possible retransmission in case of lost arbitration or an error is disabled.

The CANIF2 Registers are used as a receive buffer. After the reception of a message, the contents of the shift register are stored in the CANIF2 registers, without any acceptance filtering. Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read message object is initiated by setting the BUSY bit of the **CANIF2CRQ** register, the contents of the shift register are stored into the CANIF2 registers.

In Basic Mode, all message-object-related control and status bits and of the control bits of the **CANIFnCMSK** registers are not evaluated. The message number of the **CANIFnCRQ** registers is also not evaluated. In the **CANIF2MCTL** register, the NEWDAT and MSGLST bits retain their function, the DLC[3:0] field shows the received DLC, the other control bits are cleared.

Basic Mode is enabled by setting the BASIC bit in the CANTST register.

#### 17.3.13.5 Transmit Control

Software can directly override control of the CANnTX signal in four different ways.

- CANnTX is controlled by the CAN Controller
- The sample point is driven on the CANnTX signal to monitor the bit timing
- CANnTX drives a low value
- CANnTX drives a high value

The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus.

The Transmit Control function is enabled by programming the  $\mathtt{TX[1:0]}$  field in the **CANTST** register. The three test functions for the CANnTX signal interfere with all CAN protocol functions.  $\mathtt{TX[1:0]}$  must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected.

## 17.3.14 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

#### 17.3.15 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 17-4 on page 1051): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 17-3 on page 1051). The length of the time quantum ( $t_q$ ), which is the basic time unit of the bit time, is defined by the CAN controller's input clock ( $f_{\rm SYS}$ ) and the Baud Rate Prescaler (BRP):

 $t_a = BRP / fsys$ 

The fsys input clock is the system clock frequency as configured by the **RCC** or **RCC2** registers (see page 272 or page 279).

The Synchronization Segment Sync is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync and the Sync is called the phase error of that edge.

The Propagation Time Segment Prop is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase1 and Phase2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

#### Figure 17-4. CAN Bit Time




Table 17-3. CAN Protocol Ranges<sup>a</sup>

Parameter	Range	Remark
BRP	[1 64]	Defines the length of the time quantum $t_{\rm q}$ . The <b>CANBRPE</b> register can be used to extend the range to 1024.
Sync	1 t <sub>q</sub>	Fixed length, synchronization of bus input to system clock
Prop	[1 8] t <sub>q</sub>	Compensates for the physical delay times
Phase1	[1 8] t <sub>q</sub>	May be lengthened temporarily by synchronization
Phase2	[1 8] t <sub>q</sub>	May be shortened temporarily by synchronization
SJW	[1 4] t <sub>q</sub>	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. In the **CANBIT** register, the four components TSEG2, TSEG1, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits in the SJW bit field. Table 17-4 shows the relationship between the **CANBIT** register values and the parameters.

**Table 17-4. CANBIT Register Values** 

CANBIT Register Field	Setting
TSEG2	Phase2 - 1
TSEG1	Prop + Phase1 - 1
SJW	SJW - 1
BRP	BRP

Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3] 
$$\times$$
 t<sub>q</sub>

or (functional values):

The data in the **CANBIT** register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by the BRP field) defines the length of the time quantum, the basic time

unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. In addition, the controller generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. The bit value is received or transmitted at the sample point. The information processing time (IPT) is the time after the sample point needed to calculate the next bit to be transmitted on the CAN bus. The IPT includes any of the following: retrieving the next data bit, handling a CRC bit, determining if bit stuffing is required, generating an error flag or simply going idle.

The IPT is application-specific but may not be longer than 2  $t_q$ ; the CAN's IPT is 0  $t_q$ . Its length is the lower limit of the programmed length of Phase2. In case of synchronization, Phase2 may be shortened to a value less than IPT, which does not affect bus timing.

## 17.3.16 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a required bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the required bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is Prop. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop is converted into time quanta (rounded up to the nearest integer multiple of  $t_{\alpha}$ ).

Sync is 1  $t_q$  long (fixed), which leaves (bit time - Prop - 1)  $t_q$  for the two Phase Buffer Segments. If the number of remaining  $t_q$  is even, the Phase Buffer Segments have the same length, that is, Phase2 = Phase1, else Phase2 = Phase1 + 1.

The minimum nominal length of Phase2 has to be regarded as well. Phase2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of  $[0..2] t_a$ .

The length of the synchronization jump width is set to the least of 4, Phase1 or Phase2.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

$$(1 - df) \times fnom \leq fosc \leq (1 + df) \times fnom$$

#### where:

- df = Maximum tolerance of oscillator frequency
- fosc = Actual oscillator frequency
- fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:



$$df \le \frac{(Phase\_seg1, Phase\_seg2) \min}{2 \times (13 \times tbit - Phase\_Seg2)}$$

$$df \max = 2 \times df \times fnom$$

#### where:

- Phase1 and Phase2 are from Table 17-3 on page 1051
- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

#### 17.3.16.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, and the bit rate is 1 Mbps.

```
bit time = 1 \mus = n * t<sub>q</sub> = 5 * t<sub>q</sub>
t_{\alpha} = 200 \text{ ns}
t_q = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_q * CAN Clock
Baud rate Prescaler = 200E-9 * 25E6 = 5
tSync = 1 * t_{\alpha} = 200 ns
                                           \\fixed at 1 time quanta
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
tProp 400 ns = 2 * t_{\alpha}
                                           \ is next integer multiple of t_{\alpha}
bit time = tSync + tTSeg1 + tTSeg2 = 5 * t_q
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase 2 = (5 * t_q) - (1 * t_q) - (2 * t_q)
tPhase 1 + tPhase2 = 2 * t_{\alpha}
tPhase1 = 1 * t_{\alpha}
tPhase2 = 1 * t_g
                                           \\tPhase2 = tPhase1
```

In the above example, the bit field values for the **CANBIT** register are:

TSEG2	= TSeg2 -1
	= 1-1
	= 0
TSEG1	= TSeg1 -1
	= 3-1
	= 2
SJW	= SJW -1
	= 1-1
	= 0
BRP	= Baud rate prescaler - 1
	= 5-1
	=4

The final value programmed into the **CANBIT** register = 0x0204.

#### 17.3.16.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of the CAN clock is 50 MHz, and the bit rate is 100 Kbps.

```
bit time = 10 \mu s = n * t_q = 10 * t_q
t_q = 1 \mu s
t<sub>q</sub> = (Baud rate Prescaler)/CAN Clock
Baud rate Prescaler = t_q * CAN Clock
Baud rate Prescaler = 1E-6 * 50E6 = 50
tSync = 1 * t_q = 1 \mu s
                                         \\fixed at 1 time quanta
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 \mu s = 1 * t_q
                                         \label{eq:lambda} 1 \mu s is next integer multiple of t_{q}
bit time = tSync + tTSeg1 + tTSeg2 = 10 * t_q
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase 2 = (10 * t_q) - (1 * t_q) - (1 * t_q)
tPhase 1 + tPhase2 = 8 * t_{\alpha}
tPhase1 = 4 * t_{q}
tPhase2 = 4 * t_{q}
                                        \\tPhase1 = tPhase2
```

TSEG2	= TSeg2 -1
	= 4-1
	= 3
TSEG1	= TSeg1 -1
	= 5-1
	= 4
SJW	= SJW -1
	= 4-1
	= 3
BRP	= Baud rate prescaler - 1
	= 50-1
	=49

The final value programmed into the **CANBIT** register = 0x34F1.

# 17.4 Register Map

Table 17-5 on page 1055 lists the registers. All addresses given are relative to the CAN base address of:

■ CAN0: 0x4004.0000

Note that the CAN controller clock must be enabled before the registers can be programmed (see page 387). There must be a delay of 3 system clocks after the CAN module clock is enabled before any CAN module registers are accessed.

Table 17-5. CAN Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	1057
0x004	CANSTS	R/W	0x0000.0000	CAN Status	1059
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	1062
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	1063
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	1064
0x014	CANTST	R/W	0x0000.0000	CAN Test	1065
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescaler Extension	1067
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	1068
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	1069

Table 17-5. CAN Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	1072
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	1073
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	1075
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	1076
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	1078
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	1081
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	1081
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	1081
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	1081
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	1068
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	1069
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	1072
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	1073
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	1075
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	1076
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	1078
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	1081
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	1081
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	1081
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	1081
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	1082
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	1082
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	1083
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	1083
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	1084
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	1084
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	1085
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	1085
	1			The state of the s	

# 17.5 CAN Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

# Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 \* 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is cleared, each time a sequence of 11 High bits has been monitored, a BITERROR0 code is written to the **CANSTS** register (the LEC field = 0x5), enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

#### CAN Control (CANCTL)

CAN0 base: 0x4004.0000 Offset 0x000

Type R/W, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'					rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	!	rese	rved L				TEST	CCE	DAR	reserved	EIE	SIE	ΙE	INIT
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit/Field	Name	Туре	Reset	Description	n				
31:8	reserved	RO	0x0000.00	compatibil	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
7	TEST	R/W	0	Test Mode	Enable				
				Value	Description				
				0	The CAN controller is operating normally.				
				1	The CAN controller is in test mode.				
6	CCE	R/W	0	Configurat	ion Change Enable				
				Value	Description				
				0	Write accesses to the <b>CANBIT</b> register are not allowed.				
				1	Write accesses to the <b>CANBIT</b> register are allowed if the INIT bit is 1.				
5	DAR	R/W	0	Disable Au	utomatic-Retransmission				
				Value	Description				
				0	Auto-retransmission of disturbed messages is enabled.				
				1	Auto-retransmission is disabled.				

Bit/Field	Name	Туре	Reset	Descripti	Description				
4	reserved	RO	0	compatib	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
3	EIE	R/W	0	Error Inte	errupt Enable				
				Value	Description				
				0	No error status interrupt is generated.				
				1	A change in the BOFF or EWARN bits in the <b>CANSTS</b> register generates an interrupt.				
2	SIE	R/W	0	Status In	nterrupt Enable				
				Value	Description				
				0	No status interrupt is generated.				
				1	An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the TXOK, RXOK or LEC bits in the CANSTS register generates an interrupt.				
1	IE	R/W	0	CAN Inte	errupt Enable				
				Value	Description				
				0	Interrupts disabled.				
				1	Interrupts enabled.				
0	INIT	R/W	1	Initializat	tion				
				Value	Description				
				0	Normal operation.				
				1	Initialization started.				

### Register 2: CAN Status (CANSTS), offset 0x004

**Important:** This register is read-sensitive. See the register description for details.

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error. The unused error code 0x7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An error interrupt is generated by the BOFF and EWARN bits, and a status interrupt is generated by the RXOK, TXOK, and LEC bits, if the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPASS bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.

Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

#### CAN Status (CANSTS)

CAN0 base: 0x4004.0000 Offset 0x004

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ				1				rese	rved						)	
Type Reset	RO 0	RO	RO	RO	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	RO 0
Reset		4.	40	40	44	10	-	ŭ	-	-	-		-	2	4	
	15	14	13	12	11	10	9	8		6	5	4	3	- 2	1	0
	'			rese	rved				BOFF	EWARN	EPASS	RXOK	TXOK		LEC	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description			
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.			
7	BOFF	RO	0	Bus-Off Stat	tus		
				Value	Description		
				0	The CAN controller is not in bus-off state.		
				1	The CAN controller is in bus-off state.		
6	EWARN	RO	0	Warning Sta	itus		
				\/alue	Description		

Value Description

0 Both error counters are below the error warning limit of 96

At least one of the error counters has reached the error

Bit/Field	Name	Type	Reset	Description	Description				
5	EPASS	RO	0	Error Pas	ssive				
				Value	Description				
				0	The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127.				
				1	The CAN module is in the Error Passive state, that is, the receive or transmit error count is greater than 127.				
4	RXOK	R/W	0	Received	d a Message Successfully				
				Value	Description				
				0	Since this bit was last cleared, no message has been successfully received.				
				1	Since this bit was last cleared, a message has been successfully received, independent of the result of the acceptance filtering.				
				This bit n	nust be cleared by writing a 0 to it.				
3	TXOK	R/W	0	Transmit	ted a Message Successfully				
				Value	Description				
				0	Since this bit was last cleared, no message has been successfully transmitted.				
				1	Since this bit was last cleared, a message has been successfully transmitted error-free and acknowledged by at least one other node.				

This bit must be cleared by writing a 0 to it.

detected since this value was written to the LEC field.

Bit/Field	Name	Туре	Reset	Descript	tion
2:0	LEC	R/W	0x0	Last Err	or Code
				This is t	he type of the last error to occur on the CAN bus.
				Value	Description
				0x0	No Error
				0x1	Stuff Error
					More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2	Format Error
					A fixed format part of the received frame has the wrong format.
				0x3	ACK Error
					The message transmitted was not acknowledged by another node.
				0x4	Bit 1 Error
					When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.
					A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5	Bit 0 Error
					A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1).
					During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. By checking for this status, software can monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6	CRC Error
					The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7	No Event
					When the LEC bit shows this value, no CAN bus event was


# Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

#### CAN Error Counter (CANERR)

CAN0 base: 0x4004.0000

Offset 0x008



Value	Description
0	The Receive Error counter is below the Error Passive
	level (127 or less)

1 The Receive Error counter has reached the Error Passive level (128 or greater).

14:8	REC	RO	0x00	Receive Error Counter
				This field contains the state of the receiver error counter (0 to 127).
7:0	TEC	RO	0x00	Transmit Error Counter

This field contains the state of the transmit error counter (0 to 255).

19

18

16

## Register 4: CAN Bit Timing (CANBIT), offset 0x00C

25

26

24

This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the CANCTL register. See "Bit Time and Bit Rate" on page 1050 for more information.

23

#### CAN Bit Timing (CANBIT)

28

CAN0 base: 0x4004.0000

Offset 0x00C


5:0

**BRP** 

R/W

0x1

Type R/W, reset 0x0000.2301



(Re)Synchronization Jump Width

0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of TSEG2 or TSEG1 by the value in SJW. So the reset value of 0 adjusts the length by 1 bit time

guanta.

**Baud Rate Prescaler** 

The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum.

0x00-0x03F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

BRP defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1).

The CANBRPE register can be used to further divide the bit time.

## Register 5: CAN Interrupt (CANINT), offset 0x010


This register indicates the source of the interrupt.

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the <code>INTID</code> field is not 0x0000 (the default) and the <code>IE</code> bit in the **CANCTL** register is set, the interrupt is active. The interrupt line remains active until the <code>INTID</code> field is cleared by reading the **CANSTS** register, or until the <code>IE</code> bit in the **CANCTL** register is cleared.

**Note:** Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

#### CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 Offset 0x010 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTID	RO	0x0000	Interrupt Identifier

0x8001-0xFFFF

The number in this field indicates the source of the interrupt.

Value Description

0x0000 No interrupt pending

0x0001-0x0020 Number of the message object that caused the interrupt

0x0021-0x7FFF Reserved

0x8000 Status Interrupt

Reserved


# Register 6: CAN Test (CANTST), offset 0x014

This register is used for self-test and external pin access. It is write-enabled by setting the TEST bit in the CANCTL register. Different test functions may be combined, however, CAN transfers are affected if the TX bits in this register are not zero.

#### CAN Test (CANTST)

CAN0 base: 0x4004.0000

Offset 0x014
Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description				
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
7	RX	RO	0	Receive Obs	servation			
				Value	Description			
				0	The CANnRx pin is low.			
				1	The CANnRx pin is high.			
6:5	TX	R/W	0x0	Transmit Co	ntrol			
				Overrides co	ontrol of the CANnTx pin.			

Value	Description
0x0	CAN Module Control
	$\mathtt{CANnTx}$ is controlled by the CAN module; default operation
0x1	Sample Point
	The sample point is driven on the ${\tt CANnTx}$ signal. This mode is useful to monitor bit timing.
0x2	Driven Low
	CANnTx drives a low value. This mode is useful for checking the physical layer of the CAN bus.
0x3	Driven High
	CANnTx drives a high value. This mode is useful for

checking the physical layer of the CAN bus.

Bit/Field	Name	Туре	Reset	Descriptio	n
4	LBACK	R/W	0	Loopback	Mode
				Value	Description
				0	Loopback mode is disabled.
				1	Loopback mode is enabled. In loopback mode, the data from the transmitter is routed into the receiver. Any data on the receive input is ignored.
3	Value		Silent Mod	de	
			Value	Description	
				0	Silent mode is disabled.
				1	Silent mode is enabled. In silent mode, the CAN controller does not transmit data but instead monitors the bus. This mode is also known as Bus Monitor mode.
2	BASIC	R/W	0	Basic Mod	de
				Value	Description
				0	Basic mode is disabled.
				1	Basic mode is enabled. In basic mode, software should use the <b>CANIF1</b> registers as the transmit buffer and use the <b>CANIF2</b> registers as the receive buffer.
1:0	reserved	RO	0x0	compatibil	should not rely on the value of a reserved bit. To provide lity with future products, the value of a reserved bit should be across a read-modify-write operation.


## Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled by setting the CCE bit in the CANCTL register.

#### CAN Baud Rate Prescaler Extension (CANBRPE)

CAN0 base: 0x4004.0000

Offset 0x018 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	BRPE	R/W	0x0	Baud Rate Prescaler Extension

0x00-0x0F: Extend the BRP bit in the CANBIT register to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs).

# Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the **CANIF1MCTL** register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress. After a wait time of 3 to 6 CAN\_CLK periods, the transfer between the interface register and the message RAM completes, which then clears the BUSY bit.

#### CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000 Offset 0x020 Type R/W, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					i			rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BUSY		reserved										I MN	UM		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1

Bit/Field	Name	Type	Reset	Descriptio	n
31:16	reserved	RO	0x0000	compatibil	should not rely on the value of a reserved bit. To provide ity with future products, the value of a reserved bit should be across a read-modify-write operation.
15	BUSY	RO	0	Busy Flag	
				Value	Description
				0	This bit is cleared when read/write action has finished.
				1	This bit is set when a write occurs to the message number in this register.
14:6	reserved	RO	0x00	compatibil	should not rely on the value of a reserved bit. To provide ity with future products, the value of a reserved bit should be across a read-modify-write operation.
5:0	MNUM	R/W	0x01	Message I	
				Selects or	le of the 32 message objects in the message RAM for data

Value	Description
0x00	Reserved
	0 is not a valid message number; it is interpreted as 0x20, or object 32.
0x01-0x20	Message Number
	Indicates specified message object 1 to 32.
0x21-0x3F	Reserved

transfer. The message objects are numbered from 1 to 32.

Not a valid message number; values are shifted and

it is interpreted as 0x01-0x1F.

# Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.

Note that when a read from the message object buffer occurs when the WRNRD bit is clear and the CLRINTPND and/or NEWDAT bits are set, the interrupt pending and/or new data flags in the message object buffer are cleared.

#### CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000

Offset 0x024

Type R/W, reset 0x0000.0000

71.	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1				1 1	rese	rved	1		1			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved				WRNRE	MASK	ARB	CONTROL	CLRINTPND	NEWDAT / TXRQST	DATAA	DATAB
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Е	sit/Field		Nam	ne	Туј	ре	Reset	Des	cription	ı						
	31:8		reserv	ved	R	0	0x0000.00	com	patibilit	hould not ty with futuacross a r	ure prod	ucts, the	value of	a reserv		
	7		WRN	RD	R/	W	0	Writ	e, Not I	Read						
								Valu	ue I	Descriptio	n					
								0	1	Transfer the MNCANIFn re	шм field	in the C				•
								1	1	Transfer the message of Command	object s	pecified I	by the M	™ field		
								Note	b	nterrupt pouffer can when the c	be clea	red by rea	ading fro	m the bu	ıffer (wri	_
	6		MAS	SK	R/	W	0	Acce	ess Ma	sk Bits						
								Valu	ue	Desc	ription					
								0		Mask	bits un	changed	<u>-</u>			
								1				ASK + DI		D of the	message	e object

Bit/Field	Name	Туре	Reset	Descripti	ion
5	ARB	R/W	0	Access A	Arbitration Bits
				Value	Description
				0	Arbitration bits unchanged.
				1	Transfer ID + DIR + XTD + MSGVAL of the message object into the Interface registers.
4	CONTROL	R/W	0	Access (	Control Bits
				Value	Description
				0	Control bits unchanged.
				1	Transfer control bits from the <b>CANIFnMCTL</b> register into the Interface registers.
3	CLRINTPND	R/W	0	Clear Int	errupt Pending Bit
				The fund	tion of this bit depends on the configuration of the $\mathtt{WRNRD}$ bit.
				Value	Description
					If wrnrd is clear, the interrupt pending status is transferred from the message buffer into the <b>CANIFnMCTL</b> register.
					If $\mathtt{WRNRD}$ is set, the $\mathtt{INTPND}$ bit in the message object remains unchanged.
					If wrnrd is clear, the interrupt pending status is cleared in the message buffer. Note the value of this bit that is transferred to the <b>CANIFNMCTL</b> register always reflects the status of the bits before clearing.
					If wrnrd is set, the INTPND bit is cleared in the message object.
2	NEWDAT / TXRQST	R/W	0	NEWDA <sup>*</sup>	T / TXRQST Bit
				The fund	tion of this bit depends on the configuration of the WRNRD bit.
				Value	Description

- 0 If WRNRD is clear, the value of the new data status is transferred from the message buffer into the CANIFnMCTL register.
  If WRNRD is set, a transmission is not requested.
- If WRNRD is clear, the new data status is cleared in the message buffer. Note the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing.

If wrnrd is set, a transmission is requested. Note that when this bit is set, the  ${\tt TXRQST}$  bit in the <code>CANIFnMCTL</code> register is ignored.

Bit/Field	Name	Туре	Reset	Description	l
1	DATAA	R/W	0		ta Byte 0 to 3 on the configuration of the WRNRD bit.
				Value	Description
				0	Data bytes 0-3 are unchanged.
				1	If WRNRD is clear, transfer data bytes 0-3 in <b>CANIFnDA1</b> and <b>CANIFnDA2</b> to the message object.
					If wrnnrD is set, transfer data bytes 0-3 in message object to ${\bf CANIFnDA1}$ and ${\bf CANIFnDA2}.$
0	DATAB	R/W	0	Access Da	ta Byte 4 to 7
				The function as follows:	on of this bit depends on the configuration of the WRNRD bit
				Value	Description
				0	Data bytes 4-7 are unchanged.
				1	If WRNRD is clear, transfer data bytes 4-7 in <b>CANIFnDA1</b> and <b>CANIFnDA2</b> to the message object.
					If WRNRD is set, transfer data bytes 4-7 in message object to CANIFnDA1 and CANIFnDA2.


# Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

#### CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 Offset 0x028

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSK	R/W	0xFFFF	Identifier Mask

When using a 29-bit identifier, these bits are used for bits [15:0] of the ID. The MSK field in the **CANIFnMSK2** register are used for bits [28:16] of the ID. When using an 11-bit identifier, these bits are ignored.

Value	Description
0	The corresponding identifier field (ID) in the message object cannot inhibit the match in acceptance filtering.
1	The corresponding identifier field ( ${\tt ID}$ ) is used for acceptance filtering.

# Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the CANIFnMSK1 register.

#### CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 Offset 0x02C

Туре	R/W, rese	et 0x0000	).FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		ı			rese	rved	1						1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MXTD	MDIR	reserved					ı	1	MSK			1			
Type Reset	R/W 1	R/W 1	RO 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
110001	•		·	Ü	Ü	Ü	Ü	Ü	·	·		·			·	·
E	Bit/Field		Nam	ie	Тур	oe	Reset	Des	cription							
	31:16		reserv	ed .	R	O	0x0000	Soft	ware sh	ould not i	ely on t	he value	of a rese	erved bit	. To prov	/ide
											•	ucts, the dify-write			ed bit sh	nould be
	15		MXT	D	R/\	W	1	Mas	k Extend	ded Ident	ifier					
								Valu	ıe	Descrip	tion					
								0				dentifier be				
								1		The extended filtering.	ended id	dentifier b	oit XTD is	s used fo	r accept	ance
	14		MDI	R	R/	W	1	Mas	k Messa	ige Direc	tion					
								Valu	ue	Descrip	tion					
								0			_	irection be effect fo	•			RB2
								1		The me filtering.	-	irection b	oit DIR is	s used fo	r accept	ance
	13		reserv	red	R	)	1					he value ucts, the				

preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description	on
12:0	MSK	R/W	0xFF	Identifier	Mask
				ID. The M	ing a 29-bit identifier, these bits are used for bits [28:16] of the ISK field in the <b>CANIFNMSK1</b> register are used for bits [15:0] When using an 11-bit identifier, MSK [12:2] are used for bits the ID.
				Value	Description
				0	The corresponding identifier field $(ID)$ in the message object cannot inhibit the match in acceptance filtering.
				1	The corresponding identifier field $(ID)$ is used for acceptance filtering.

# Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090


These registers hold the identifiers for acceptance filtering.

#### CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000

Offset 0x030

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	ID	R/W	0x0000	Message Identifier

This bit field is used with the ID field in the **CANIFnARB2** register to create the message identifier.

When using a 29-bit identifier, bits 15:0 of the **CANIFnARB1** register are [15:0] of the ID, while bits 12:0 of the **CANIFnARB2** register are [28:16] of the ID.

When using an 11-bit identifier, these bits are not used.

# Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

#### CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000

Offset 0x034 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved	1						
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSGVAL	XTD	DIR		I			ı		ID						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	MSGVAL	R/W	0	Message Valid

Value

MSGVAL	R/W	0	Message Valid
--------	-----	---	---------------

Value	Description
0	The message object is ignored by the message handler.
1	The message object is configured and ready to be considered by the message handler within the CAN controller.

All unused message objects should have this bit cleared during initialization and before clearing the INIT bit in the CANCTL register. The MSGVAL bit must also be cleared before any of the following bits are modified or if the message object is no longer required: the ID fields in the CANIFnARBn registers, the XTD and DIR bits in the CANIFnARB2 register, or the  ${\tt DLC}$  field in the CANIFnMCTL register.

14	XTD	R/W	0	Extended Identifier

0	An 11-bit Standard Identifier is used for this message object.
1	A 29-bit Extended Identifier is used for this message object.

Description

Bit/Field	Name	Туре	Reset	Description			
13	DIR	R/W	0	Message Direction			
				Value Description			
				Receive. When the TXRQST bit in the <b>CANIFNMCTL</b> register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object.			
				Transmit. When the TXRQST bit in the <b>CANIFnMCTL</b> register is set, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TXRQST bit of this message object is set (if RMTEN=1).			
12:0	ID	R/W	0x000	Message Identifier			
				This bit field is used with the ID field in the <b>CANIFnARB2</b> register to create the message identifier.			
				When using a 29-bit identifier, $ID[15:0]$ of the <b>CANIFnARB1</b> register are [15:0] of the ID, while these bits, $ID[12:0]$ , are [28:16] of the ID.			
				When using an 11-bit identifier, $ID[12:2]$ are used for bits [10:0] of the ID. The $ID$ field in the <b>CANIFnARB1</b> register is ignored.			

# Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

#### CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000

Offset 0x038

	R/W, res	et 0x0000	.0000													
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	'	ļ			resei	rved	'	•					J
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB		reserved			DI		
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Desc	cription	1						
	31:16		reserv	ved	R	0	0x0000	com	patibilit	ty with fut	rely on th	ucts, the	value of	a reserv		
								pres	erved a	across a	read-mod	lify-write	operation	n.		
	15		NEW	DAT	R/	W	0	New	Data							
								Valu	ıe	Descripti	on					
								0		message	data has l object by was clear	y the me	ssage ha		•	
								1		The mes	sage han portion of	dler or th	ne CPU h		en new d	ata into
	14		MSGL	.ST	R/	W	0	Mes	sage L	ost						
								Valu	ıe	Descrip	tion					
								0			sage was		nce the la	ıst time t	his bit w	as
								1			ssage ha				•	
										-	for mess ter is clea			n the DII	R bit in th	ne
	13		INTP	ND	R/	W	0	Inter	rupt Pe	ending						
								Valu	ıe	Descripti	ion					
								0		This mes	ssage obj	ect is no	ot the sou	irce of ai	n interru	pt.
								1		interrupt	ssage obj identifier object if priority.	in the C	ANINT r	egister p	oints to	this

Bit/Field	Name	Туре	Reset	Descript	ion	
12	UMASK	R/W	0	Use Acceptance Mask		
				Value	Description	
				0	Mask is ignored.	
				1	Use mask (MSK, MXTD, and MDIR bits in the CANIFnMSKn registers) for acceptance filtering.	
11	TXIE	R/W	0	Transmi	t Interrupt Enable	
				Value	Description	
				0	The INTPND bit in the <b>CANIFnMCTL</b> register is unchanged after a successful transmission of a frame.	
				1	The INTPND bit in the <b>CANIFnMCTL</b> register is set after a successful transmission of a frame.	
10	RXIE	R/W	0	Receive	Interrupt Enable	
				Value	Description	
				0	The INTPND bit in the <b>CANIFNMCTL</b> register is unchanged after a successful reception of a frame.	
				1	The INTPND bit in the <b>CANIFnMCTL</b> register is set after a successful reception of a frame.	
9	RMTEN	R/W	0	Remote	Enable	
				Value	Description	
				0	At the reception of a remote frame, the TXRQST bit in the <b>CANIFNMCTL</b> register is left unchanged.	
				1	At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is set.	
8	TXRQST	R/W	0	Transmi	t Request	
				Value	Description	
				0	This message object is not waiting for transmission.	
				1	The transmission of this message object is requested and is not yet done.	
				Note:	If the $\mathtt{WRNRD}$ and $\mathtt{TXRQST}$ bits in the $\textbf{CANIFnCMSK}$ register are set, this bit is ignored.	

Bit/Field	Name	Туре	Reset	Description			
7	EOB	R/W	0	End of Buffer			
				Value	Description		
				0	Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.		
				1	Single message object or last message object of a FIFO Buffer.		
				to build a F	sed to concatenate two or more message objects (up to 32) IFO buffer. For a single message object (thus not belonging uffer), this bit must be set.		
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.			
3:0	DLC	R/W	0x0	Data Lengt	h Code		
				Value 0x0-0x8	Description  Specifies the number of bytes in the data frame.		
				0x9-0xF	Defaults to a data frame with 8 bytes.		

The <code>DLC</code> field in the **CANIFnMCTL** register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes <code>DLC</code> to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C

Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040

Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044

Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048

Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C

Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0

Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4

Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

### CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000

Offset 0x03C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'		· · · · · ·			rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	ı		1			DA	TA							
									<u> </u>							
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	Data

The **CANIFnDA1** registers contain data bytes 1 and 0; **CANIFnDA2** data bytes 3 and 2; **CANIFnDB1** data bytes 5 and 4; and **CANIFnDB2** data bytes 7 and 6.

# Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TXRQST bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFNMCTL** register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TXRQST bits of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TXRQST bits of the second 16 message objects.

### CAN Transmission Request 1 (CANTXRQ1)

**TXRQST** 

RO

0x0000

CAN0 base: 0x4004.0000

Offset 0x100

15:0

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1		1	1 1	rese	i i erved I		1	1	i I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ı		TXR	QST		!	•				.
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv		

Transmission Request Bits

Value	Description
0	The corresponding message object is not waiting for transmission.
1	The transmission of the corresponding message object is requested and is not yet done.

# Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NEWDAT bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NEWDAT bits of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NEWDAT bits of the second 16 message objects.

#### CAN New Data 1 (CANNWDA1)

CAN0 base: 0x4004.0000 Offset 0x120

Type RO, reset 0x0000.0000

,,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		1	1	, , ,		1	rese	erved I		1		1			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			ı	I			1	NEV	VDAT	l	l		I .			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field			Name Type		ре	Reset	Des	Description								
	31:16		reser	ved	R	0	0x0000	com	tware sho npatibility served ac	with fut	ure prodi	ucts, the	value of	a reserv	•	
	15:0		NEWI	DAT	R	Э	0x0000	Nev	v Data Bi	its						

Value	Description
0	No new data has been written into the data portion of the corresponding message object by the message handler since the last time this flag was cleared by the CPU.
1	The message handler or the CPU has written new data into the data portion of the corresponding message object.

# Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The INTPND bit of a specific message object can be changed through two sources: (1) the CPU via the **CANIFNMCTL** register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the **CANINT** register.

The **CANMSG1INT** register contains the INTPND bits of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the INTPND bits of the second 16 message objects.

### CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 Offset 0x140

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'	1				rese	rved	1			i I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	1				INTI	PND I	1			! !			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTPND	RO	0x0000	Interrupt Pending Bits

value	Description
0	The corresponding message object is not the source of an interrupt.
1	The corresponding message object is the source of an interrupt.

# Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message valid bit of a specific message object can be changed with the **CANIFnARB2** register.

The **CANMSG1VAL** register contains the MSGVAL bits of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MSGVAL bits of the second 16 message objects in the message RAM.

### CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000 Offset 0x160 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	•	1		1		rese	rved		•	'		'		1
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	1		1	1	MS	GVAL		1	•	! i	1	ı	'
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSGVAL	RO	0x0000	Message Valid Bits

Value	Description
0	The corresponding message object is not configured and is ignored by the message handler.
1	The corresponding message object is configured and should be considered by the message handler.

# 18 Universal Serial Bus (USB) Controller


The Stellaris® USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB Host functions. The controller complies with the USB 2.0 standard, which includes SUSPEND and RESUME signaling. 16 endpoints including two hard-wired for control transfers (one endpoint for IN and one endpoint for OUT) plus 14 endpoints defined by firmware along with a dynamic sizable FIFO support multiple packet queueing. µDMA access to the FIFO allows minimal interference from system software. Software-controlled connect and disconnect allows flexibility during USB device startup.

The Stellaris USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation with integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 16 endpoints
  - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
  - 7 configurable IN endpoints and 7 configurable OUT endpoints
- 2 KB dedicated endpoint memory: one endpoint may be defined for double-buffered 1023-byte isochronous packet size if it is the only endpoint used
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
  - Separate channels for transmit and receive for up to three IN endpoints and three OUT endpoints
  - Channel requests asserted when FIFO contains required amount of data

# 18.1 Block Diagram

Figure 18-1. USB Module Block Diagram



## 18.2 Signal Description

The following table lists the external signals of the USB controller and describes the function of each. These signals have dedicated functions and are not alternate functions for any GPIO signals.

Table 18-1. Signals for USB (100LQFP)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
USB0DM	68	PJ0	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
USB0DP	69	PJ1	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

## 18.3 Functional Description

The Stellaris USB controller provides the ability for the controller to serve as a Device-only controller. The controller can only be used in Device mode to connect USB-enabled peripherals to the USB controller. For Device mode, the USB controller requires a B connector in the system to provide Device connectivity.

**Note:** When the USB module is in operation, MOSC must be the clock source, either with or without using the PLL, and the system clock must be at least 30 MHz.

### 18.3.1 Operation

This section describes the Stellaris USB controller's actions. IN endpoints, OUT endpoints, entry into and exit from SUSPEND mode, and recognition of Start of Frame (SOF) are all described.

IN transactions are controlled by an endpoint's transmit interface and use the transmit endpoint registers for the given endpoint. OUT transactions are handled with an endpoint's receive interface and use the receive endpoint registers for the given endpoint.

When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint.

- **Bulk**. Bulk endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used (described further in the following section).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- **Isochronous**. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- Control. It is also possible to specify a separate control endpoint for a USB Device. However, in most cases the USB Device should use the dedicated control endpoint on the USB controller's endpoint 0.

### **18.3.1.1** Endpoints

The USB controller provides two dedicated control endpoints (IN and OUT) and 14 configurable endpoints (7 IN and 7 OUT) that can be used for communications with a Host controller. The endpoint number and direction associated with an endpoint is directly related to its register designation. For example, when the Host is transmitting to endpoint 1, all configuration and data is in the endpoint 1 transmit register interface.

Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions.

The remaining 14 endpoints can be configured as control, bulk, interrupt, or isochronous endpoints. They should be treated as 7 configurable IN and 7 configurable OUT endpoints. The endpoint pairs are not required to have the same type for their IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair could be a bulk endpoint, while the IN portion of that endpoint pair could be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

#### 18.3.1.2 IN Transactions

Data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the 7 configurable IN endpoints are determined by the **USB Transmit FIFO Start Address (USBTXFIFOADD)** register. The maximum size of a data packet that may be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the **USB Maximum Transmit Data Endpoint n (USBTXMAXPn)** register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size.

**Note:** The maximum packet size set for any endpoint must not exceed the FIFO size. The **USBTXMAXPn** register should not be written to while data is in the FIFO as unexpected results may occur.

### Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ) register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely loaded into the transmit FIFO, the TXRDY bit in the USB Transmit Control and Status Endpoint n Low (USBTXCSRLn) register must be set. If the AUTOSET bit in the USB Transmit Control and Status Endpoint n High (USBTXCSRHn) register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE are cleared, and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

#### **Double-Packet Buffering**

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the USBTXCSRLn register must be set. If the AUTOSET bit in the USBTXCSRHn register is set, the TXRDY bit is automatically set when a maximum-sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded, TXRDY is immediately cleared and an interrupt is generated. A second packet can now be loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is automatically cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit in the USBTXCSRLn register at this point

indicates how many packets may be loaded. If the FIFONE bit is set, then another packet is in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then no packets are in the FIFO and two more packets can be loaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS) register. This bit is set by default, so it must be cleared to enable double-packet buffering.

#### 18.3.1.3 OUT Transactions

OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the 7 configurable OUT endpoints are determined by the **USB Receive FIFO Start**Address (USBRXFIFOADD) register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the **USB Maximum Receive Data Endpoint n**(USBRXMAXPn) register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size.

**Note:** In all cases, the maximum packet size must not exceed the FIFO size.

#### Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the **USB Receive Control and Status Endpoint n Low (USBRXCSRLn)** register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet has been unloaded, the RXRDY bit must be cleared in order to allow further packets to be received. This action also generates the acknowledge signaling to the Host controller. If the AUTOCL bit in the **USB Receive Control and Status Endpoint n High (USBRXCSRHn)** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

### **Double-Packet Buffering**

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the **USBRXCSRLn** register is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

**Note:** The FULL bit in **USBRXCSRLn** is not set when the first packet is received. It is only set if a second packet is received and loaded into the receive FIFO.

After each packet has been unloaded, the RXRDY bit must be cleared to allow further packets to be received. If the AUTOCL bit in the **USBRXCSRHn** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit is set when RXRDY is cleared, the USB controller first clears the FULL bit, then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

**Note:** Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the **USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)** register. This bit is set by default, so it must be cleared to enable double-packet buffering.

### 18.3.1.4 Scheduling

The Device has no control over the scheduling of transactions as scheduling is determined by the Host controller. The Stellaris USB controller can set up a transaction at any time. The USB controller waits for the request from the Host controller and generates an interrupt when the transaction is complete or if it was terminated due to some error. If the Host controller makes a request and the Device controller is not ready, the USB controller sends a busy response (NAK) to all requests until it is ready.

#### 18.3.1.5 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the Host controller such as when the USB controller automatically stalls a control transfer or unexpected zero length OUT data packets.

#### Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

- 1. The Host sends more data during an OUT data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USB Control and Status Endpoint 0 Low (USBCSRL0) register has been set.
- 2. The Host requests more data during an IN data phase of a control transfer than was specified in the Device request during the SETUP phase. This condition is detected by the USB controller when the Host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the Host to what should have been the last packet.
- 3. The Host sends more than **USBRXMAXPn** bytes of data with an OUT data token.
- **4.** The Host sends more than a zero length data packet for the OUT STATUS phase.

#### Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets should only be received after the entire length of the Device request has been transferred.

However, if the Host sends a zero-length OUT data packet before the entire length of Device request has been transferred, it is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the DATAEND bit in the **USBCSRL0** register.

### Setting the Device Address

When a Host is attempting to enumerate the USB Device, it requests that the Device change its address from zero to some other value. The address is changed by writing the value that the Host requested to the **USB Device Functional Address (USBFADDR)** register. However, care should be taken when writing to **USBFADDR** to avoid changing the address before the transaction is complete. This register should only be set after the SET\_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the Device has left the STATUS phase. In the case of a SET\_ADDRESS command, the transaction is completed by responding to the IN

request from the Host with a zero-byte packet. Once the Device has responded to the IN request, the **USBFADDR** register should be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

Note: If the USBFADDR register is set to the new value as soon as the Device receives the OUT transaction with the SET\_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the Device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the Host does not get a response to the IN request, and the Host fails to enumerate the Device.

#### 18.3.1.6 SUSPEND

When no activity has occurred on the USB bus for 3 ms, the USB controller automatically enters SUSPEND mode. If the SUSPEND interrupt has been enabled in the **USB Interrupt Enable (USBIE)** register, an interrupt is generated at this time. When in SUSPEND mode, the PHY also goes into SUSPEND mode. When RESUME signaling is detected, the USB controller exits SUSPEND mode and takes the PHY out of SUSPEND. If the RESUME interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit SUSPEND mode by setting the RESUME bit in the **USB Power (USBPOWER)** register. When this bit is set, the USB controller exits SUSPEND mode and drives RESUME signaling onto the bus. The RESUME bit must be cleared after 10 ms (a maximum of 15 ms) to end RESUME signaling.

To meet USB power requirements, the controller can be put into Deep Sleep mode which keeps the controller in a static state. The USB controller is not able to Hibernate because all the internal states are lost as a result.

#### 18.3.1.7 Start-of-Frame

When the USB controller is operating in Device mode, it receives a Start-Of-Frame (SOF) packet from the Host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the **USB Frame Value (USBFRAME)** register, and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, it expects one every millisecond. If no SOF packet is received after 1.00358 ms, the packet is assumed to have been lost, and the **USBFRAME** register is not updated. The USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

### 18.3.1.8 USB RESET

When a RESET condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the **USBFADDR** register.
- Clears the USB Endpoint Index (USBEPIDX) register.
- Flushes all endpoint FIFOs.
- Clears all control/status registers.
- Enables all endpoint interrupts.
- Generates a RESET interrupt.

When the application software driving the USB controller receives a RESET interrupt, any open pipes are closed and the USB controller waits for bus enumeration to begin.

#### 18.3.1.9 Connect/Disconnect

The USB controller connection to the USB bus is handled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the USBPOWER register. When the SOFTCONN bit is set, the PHY is placed in its normal mode, and the USBODP/USBODM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state, in which it does not respond to any USB signaling except a USB RESET.

When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USBODP and USBODM are tristated, and the USB controller appears to other devices on the USB bus as if it has been disconnected. The non-driving mode is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into its normal mode. Systems with a lengthy initialization procedure may use this to ensure that initialization is complete, and the system is ready to perform enumeration before connecting to the USB bus. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

**Note:** The USB controller does not generate an interrupt when the Device is connected to the Host. However, an interrupt is generated when the Host terminates a session.

### 18.3.2 DMA Operation

The USB peripheral provides an interface connected to the  $\mu$ DMA controller with separate channels for 3 transmit endpoints and 3 receive endpoints. Software selects which endpoints to service with the  $\mu$ DMA channels using the **USB DMA Select (USBDMASEL)** register. The  $\mu$ DMA operation of the USB is enabled through the **USBTXCSRHn** and **USBRXCSRHn** registers, for the TX and RX channels respectively. When  $\mu$ DMA operation is enabled, the USB asserts a  $\mu$ DMA request on the enabled receive or transmit channel when the associated FIFO can transfer data. When either FIFO can transfer data, the burst request for that channel is asserted. The  $\mu$ DMA channel must be configured to operate in Basic mode, and the size of the  $\mu$ DMA transfer must be restricted to whole multiples of the size of the USB FIFO. Both read and write transfers of the USB FIFOs using  $\mu$ DMA must be configured in this manner. For example, if the USB endpoint is configured with a FIFO size of 64 bytes, the  $\mu$ DMA channel can be used to transfer 64 bytes to or from the endpoint FIFO. If the number of bytes to transfer is less than 64, then a programmed I/O method must be used to copy the data to or from the FIFO.

If the DMAMOD bit in the **USBTXCSRHn/USBRXCSRHn** register is clear, an interrupt is generated after every packet is transferred, but the  $\mu$ DMA continues transferring data. If the DMAMOD bit is set, an interrupt is generated only when the entire  $\mu$ DMA transfer is complete. The interrupt occurs on the USB interrupt vector. Therefore, if interrupts are used for USB operation and the  $\mu$ DMA is enabled, the USB interrupt handler must be designed to handle the  $\mu$ DMA completion interrupt.

Care must be taken when using the µDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of value of the MAXLOAD field in the **USBRXCSRHn** register. The RXRDY bit is cleared as follows.

Table 18-2. Remainder (MAXLOAD/4)

Value	Description
0	MAXLOAD = 64 bytes
1	MAXLOAD = 61 bytes
2	MAXLOAD = 62 bytes

### Table 18-2. Remainder (MAXLOAD/4) (continued)

Value	Description
3	MAXLOAD = 63 bytes

### Table 18-3. Actual Bytes Read

Value	Description
0	MAXLOAD
1	MAXLOAD+3
2	MAXLOAD+2
3	MAXLOAD+1

#### Table 18-4. Packet Sizes That Clear RXRDY

Value	escription				
0	axload, maxload-1, maxload-2, maxload-3				
1	MAXLOAD				
2	MAXLOAD, MAXLOAD-1				
3	MAXLOAD, MAXLOAD-1, MAXLOAD-2				

To enable DMA operation for the endpoint receive channel, the DMAEN bit of the **USBRXCSRHn** register should be set. To enable DMA operation for the endpoint transmit channel, the DMAEN bit of the **USBTXCSRHn** register must be set.

See "Micro Direct Memory Access ( $\mu$ DMA)" on page 582 for more details about programming the  $\mu$ DMA controller.

# 18.4 Initialization and Configuration

To use the USB Controller, the peripheral clock must be enabled via the **RCGCUSB** register (see page 386).

The initial configuration in all cases requires that the processor enable the USB controller and USB controller's physical layer interface (PHY) before setting any registers. The next step is to enable the USB PLL so that the correct clocking is provided to the PHY.

The USB controller provides a method to set the current operating mode of the USB controller. This register should be written with the desired default mode so that the controller can respond to external USB events.

### 18.4.1 Endpoint Configuration

To start communication, the endpoint registers must first be configured. An endpoint must be configured before enumerating to the Host controller.

The endpoint 0 configuration is limited because it is a fixed-function, fixed-FIFO-size endpoint. The endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. The configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the Host controller. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. Isochronous endpoints can have packets with up to

1023 bytes per packet. In either mode, the maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 2 Kbytes with the first 64 bytes reserved for endpoint 0. The endpoint's FIFO must be at least as large as the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

The USB Device controller's soft connect must be enabled when the Device is ready to start communications, indicating to the Host controller that the Device is ready to start the enumeration process.

# 18.5 Register Map

Table 18-5 on page 1094 lists the registers. All addresses given are relative to the USB base address of 0x4005.0000. Note that the USB controller clock must be enabled before the registers can be programmed (see page 386). There must be a delay of 3 system clocks after the USB module clock is enabled before any USB module registers are accessed.

Table 18-5. Universal Serial Bus (USB) Controller Register Map

Offset	Name	Type	Reset	Description	See page
0x000	USBFADDR	R/W	0x00	USB Device Functional Address	1098
0x001	USBPOWER	R/W	0x20	USB Power	1099
0x002	USBTXIS	RO	0x0000	USB Transmit Interrupt Status	1101
0x004	USBRXIS	RO	0x0000	USB Receive Interrupt Status	1103
0x006	USBTXIE	R/W	0xFFFF	USB Transmit Interrupt Enable	1104
0x008	USBRXIE	R/W	0xFFFE	USB Receive Interrupt Enable	1106
0x00A	USBIS	RO	0x00	USB General Interrupt Status	1107
0x00B	USBIE	R/W	0x06	USB Interrupt Enable	1109
0x00C	USBFRAME	RO	0x0000	USB Frame Value	1111
0x00E	USBEPIDX	R/W	0x00	USB Endpoint Index	1112
0x00F	USBTEST	R/W	0x00	USB Test Mode	1113
0x020	USBFIFO0	R/W	0x0000.0000	USB FIFO Endpoint 0	1114
0x024	USBFIFO1	R/W	0x0000.0000	USB FIFO Endpoint 1	1114
0x028	USBFIFO2	R/W	0x0000.0000	USB FIFO Endpoint 2	1114
0x02C	USBFIFO3	R/W	0x0000.0000	USB FIFO Endpoint 3	1114
0x030	USBFIFO4	R/W	0x0000.0000	USB FIFO Endpoint 4	1114
0x034	USBFIFO5	R/W	0x0000.0000	USB FIFO Endpoint 5	1114
0x038	USBFIFO6	R/W	0x0000.0000	USB FIFO Endpoint 6	1114
0x03C	USBFIFO7	R/W	0x0000.0000	USB FIFO Endpoint 7	1114
0x062	USBTXFIFOSZ	R/W	0x00	USB Transmit Dynamic FIFO Sizing	1115

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x063	USBRXFIFOSZ	R/W	0x00	USB Receive Dynamic FIFO Sizing	1115
0x064	USBTXFIFOADD	R/W	0x0000	USB Transmit FIFO Start Address	1116
0x066	USBRXFIFOADD	R/W	0x0000	USB Receive FIFO Start Address	1116
0x07A	USBCONTIM	R/W	0x5C	USB Connect Timing	1117
0x07D	USBFSEOF	R/W	0x77	USB Full-Speed Last Transaction to End of Frame Timing	1118
0x07E	USBLSEOF	R/W	0x72	USB Low-Speed Last Transaction to End of Frame Timing	1119
0x102	USBCSRL0	W1C	0x00	USB Control and Status Endpoint 0 Low	1121
0x103	USBCSRH0	W1C	0x00	USB Control and Status Endpoint 0 High	1123
0x108	USBCOUNT0	RO	0x00	USB Receive Byte Count Endpoint 0	1124
0x110	USBTXMAXP1	R/W	0x0000	USB Maximum Transmit Data Endpoint 1	1120
0x112	USBTXCSRL1	R/W	0x00	USB Transmit Control and Status Endpoint 1 Low	1125
0x113	USBTXCSRH1	R/W	0x00	USB Transmit Control and Status Endpoint 1 High	1127
0x114	USBRXMAXP1	R/W	0x0000	USB Maximum Receive Data Endpoint 1	1129
0x116	USBRXCSRL1	R/W	0x00 USB Receive Control and Status Endpoint 1 Low		1130
0x117	USBRXCSRH1	R/W	0x00 USB Receive Control and Status Endpoint 1 High		1133
0x118	USBRXCOUNT1	RO	0x0000	USB Receive Byte Count Endpoint 1	1135
0x120	USBTXMAXP2	R/W	0x0000	USB Maximum Transmit Data Endpoint 2	1120
0x122	USBTXCSRL2	R/W	0x00	USB Transmit Control and Status Endpoint 2 Low	1125
0x123	USBTXCSRH2	R/W	0x00	USB Transmit Control and Status Endpoint 2 High	1127
0x124	USBRXMAXP2	R/W	0x0000	USB Maximum Receive Data Endpoint 2	1129
0x126	USBRXCSRL2	R/W	0x00	USB Receive Control and Status Endpoint 2 Low	1130
0x127	USBRXCSRH2	R/W	0x00	USB Receive Control and Status Endpoint 2 High	1133
0x128	USBRXCOUNT2	RO	0x0000	USB Receive Byte Count Endpoint 2	1135
0x130	USBTXMAXP3	R/W	0x0000	USB Maximum Transmit Data Endpoint 3	1120
0x132	USBTXCSRL3	R/W	0x00	USB Transmit Control and Status Endpoint 3 Low	1125
0x133	USBTXCSRH3	R/W	0x00	USB Transmit Control and Status Endpoint 3 High	1127
0x134	USBRXMAXP3	R/W	0x0000	USB Maximum Receive Data Endpoint 3	1129
0x136	USBRXCSRL3	R/W	0x00	USB Receive Control and Status Endpoint 3 Low	1130
0x137	USBRXCSRH3	R/W	0x00	USB Receive Control and Status Endpoint 3 High	1133
0x138	USBRXCOUNT3	RO	0x0000	USB Receive Byte Count Endpoint 3	1135
0x140	USBTXMAXP4	R/W	0x0000	USB Maximum Transmit Data Endpoint 4	1120

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x142	USBTXCSRL4	R/W	0x00	USB Transmit Control and Status Endpoint 4 Low	1125
0x143	USBTXCSRH4	R/W	0x00	USB Transmit Control and Status Endpoint 4 High	1127
0x144	USBRXMAXP4	R/W	0x0000	USB Maximum Receive Data Endpoint 4	1129
0x146	USBRXCSRL4	R/W	0x00	USB Receive Control and Status Endpoint 4 Low	1130
0x147	USBRXCSRH4	R/W	0x00	USB Receive Control and Status Endpoint 4 High	1133
0x148	USBRXCOUNT4	RO	0x0000	USB Receive Byte Count Endpoint 4	1135
0x150	USBTXMAXP5	R/W	0x0000	USB Maximum Transmit Data Endpoint 5	1120
0x152	USBTXCSRL5	R/W	0x00	USB Transmit Control and Status Endpoint 5 Low	1125
0x153	USBTXCSRH5	R/W	0x00	USB Transmit Control and Status Endpoint 5 High	1127
0x154	USBRXMAXP5	R/W	0x0000	USB Maximum Receive Data Endpoint 5	1129
0x156	USBRXCSRL5	R/W	0x00	USB Receive Control and Status Endpoint 5 Low	1130
0x157	USBRXCSRH5	R/W	0x00	USB Receive Control and Status Endpoint 5 High	1133
0x158	USBRXCOUNT5	RO	0x0000	USB Receive Byte Count Endpoint 5	1135
0x160	USBTXMAXP6	R/W	0x0000	USB Maximum Transmit Data Endpoint 6	1120
0x162	USBTXCSRL6	R/W	0x00	USB Transmit Control and Status Endpoint 6 Low	1125
0x163	USBTXCSRH6	R/W	0x00	USB Transmit Control and Status Endpoint 6 High	1127
0x164	USBRXMAXP6	R/W	0x0000	USB Maximum Receive Data Endpoint 6	1129
0x166	USBRXCSRL6	R/W	0x00	USB Receive Control and Status Endpoint 6 Low	1130
0x167	USBRXCSRH6	R/W	0x00	USB Receive Control and Status Endpoint 6 High	1133
0x168	USBRXCOUNT6	RO	0x0000	USB Receive Byte Count Endpoint 6	1135
0x170	USBTXMAXP7	R/W	0x0000	USB Maximum Transmit Data Endpoint 7	1120
0x172	USBTXCSRL7	R/W	0x00	USB Transmit Control and Status Endpoint 7 Low	1125
0x173	USBTXCSRH7	R/W	0x00	USB Transmit Control and Status Endpoint 7 High	1127
0x174	USBRXMAXP7	R/W	0x0000	USB Maximum Receive Data Endpoint 7	1129
0x176	USBRXCSRL7	R/W	0x00	USB Receive Control and Status Endpoint 7 Low	1130
0x177	USBRXCSRH7	R/W	0x00	USB Receive Control and Status Endpoint 7 High	1133
0x178	USBRXCOUNT7	RO	0x0000	USB Receive Byte Count Endpoint 7	1135
0x340	USBRXDPKTBUFDIS	R/W	0x0000	USB Receive Double Packet Buffer Disable	1136
0x342	USBTXDPKTBUFDIS	R/W	0x0000	USB Transmit Double Packet Buffer Disable	1137
0x410	USBDRRIS	RO	0x0000.0000	USB Device RESUME Raw Interrupt Status	1138
0x414	USBDRIM	R/W	0x0000.0000	USB Device RESUME Interrupt Mask	1139
0x418	USBDRISC	W1C	0x0000.0000	USB Device RESUME Interrupt Status and Clear	1140

Table 18-5. Universal Serial Bus (USB) Controller Register Map (continued)

Offset	Name	Туре	Reset	Description	See page
0x450	USBDMASEL	R/W	0x0033.2211	USB DMA Select	1141
0xFC0	USBPP	RO	0x0000.0850	USB Peripheral Properties	1143

# 18.6 Register Descriptions

The LM4F122E5QC USB controller has Device only capabilities as specified in the USB0 bit field in the **DC6** register (see page 249).

# Register 1: USB Device Functional Address (USBFADDR), offset 0x000


**USBFADDR** is an 8-bit register that contains the 7-bit address of the Device part of the transaction.

This register must be written with the address received through a SET\_ADDRESS command, which is then used for decoding the function address in subsequent token packets.

**Important:** See the section called "Setting the Device Address" on page 1090 for special considerations when writing this register.

### USB Device Functional Address (USBFADDR)

Base 0x4005.0000 Offset 0x000 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	FUNCADDR	R/W	0x00	Function Address

Function Address of Device as received through SET\_ADDRESS.

# Register 2: USB Power (USBPOWER), offset 0x001

**USBPOWER** is an 8-bit register used for controlling SUSPEND and RESUME signaling and some basic operational aspects of the USB controller.

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20

	7	6	5	4	3	2	1	0
	ISOUP	SOFTCONN	reserved		RESET	RESUME	SUSPEND	PWRDNPHY
Type	R/W	R/W	RO	RO	RO	R/W	RO	R/W
Reset	Λ	0	1	0	Λ	0	Λ	0

Bit/Field	Name	Type	Reset	Description
7	ISOUP	R/W	0	Isochronous Update
				Value Description
				The USB controller waits for an SOF token from the time the TXRDY bit is set in the <b>USBTXCSRLn</b> register before sending the packet. If an IN token is received before an SOF token, then a zero-length data packet is sent.
				0 No effect.
				<b>Note:</b> This bit is only valid for isochronous transfers.
6	SOFTCONN	R/W	0	Soft Connect/Disconnect
				Value Description
				1 The USB D+/D- lines are enabled.
				0 The USB D+/D- lines are tri-stated.
5:4	reserved	RO	0x2	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	RESET	RO	0	RESET Signaling
				Value Description
				1 RESET signaling is present on the bus.
				0 RESET signaling is not present on the bus.
2	RESUME	R/W	0	RESUME Signaling
				Value Description
				1 Enables RESUME signaling when the Device is in SUSPEND

This bit must be cleared by software 10 ms (a maximum of 15 ms) after being set.

Ends RESUME signaling on the bus.

mode.

Bit/Field	Name	Type	Reset	Description
1	SUSPEND	RO	0	SUSPEND Mode
				Value Description
				1 The USB controller is in SUSPEND mode.
				O This bit is cleared when software reads the interrupt register or sets the RESUME bit above.
0	PWRDNPHY	R/W	0	Power Down PHY
				Value Description
				1 Powers down the internal USB PHY.
				0 No effect.

EP3

EP2

0

EP0

## Register 3: USB Transmit Interrupt Status (USBTXIS), offset 0x002

Important: This register is read-sensitive. See the register description for details.

**USBTXIS** is a 16-bit read-only register that indicates which interrupts are currently active for endpoint 0 and the transmit endpoints 1-7. The meaning of the EPn bits in this register is based on the mode of the device. The EP1 through EP7 bits always indicate that the USB controller is sending data; however, the bits refer to IN endpoints. The EP0 bit is special and indicates that either a control IN or control OUT endpoint has generated an interrupt.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

EP7

Same description as EP7.

TX Endpoint 4 Interrupt Same description as EP7.

TX Endpoint 3 Interrupt Same description as EP7.

TX Endpoint 2 Interrupt Same description as EP7.

TX Endpoint 1 Interrupt Same description as EP7.

USB Transmit Interrupt Status (USBTXIS)

EP4

EP3

EP2

EP1

reserved

RO

RO

RO

RO

0

0

0

0

Base 0x4005.0000 Offset 0x002 Type RO, reset 0x0000

2

1

										$\overline{}$						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ty	pe	Reset	Des	cription							
	15:8		reserv	/ed	R	0	0				•			erved bit		
											•	-		a reserv	ed bit sh	ould be
								pres	served a	cross a re	ead-mod	lify-write	operation	on.		
						_										
	7		EP7	7	R	0	0	TXI	Endpoint	7 Interru	ıpt					
									_							
								Val	ue Desc	ription						
								0	No in	iterrupt.						
								1	Tho	Endpoint	7 trancr	nit intorr	unt ic ac	cortod		
									11161	Liiupoiiii	<i>i</i> tialisi	ilit iliteli	upt is as	serieu.		
	6		EP6	3	R	$\cap$	0	TXI	Endnoint	6 Interru	ınt					
	U		LI	J	10	O	U		•		•					
								San	ne descri	ption as	EP7.					
	_			_	_	_										
	5		EP:	)	R	U	0	IXI	=ndpoint	5 Interru	ıpt					

Bit/Field	Name	Type	Reset	Description
0	EP0	RO	0	TX and RX Endpoint 0 Interrupt
				Value Description
				0 No interrupt.
				1 The Endpoint 0 transmit and receive interrupt is asserted.

## Register 4: USB Receive Interrupt Status (USBRXIS), offset 0x004

**Important:** This register is read-sensitive. See the register description for details.

**USBRXIS** is a 16-bit read-only register that indicates which of the interrupts for receive endpoints 1–7 are currently active.

**Note:** Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

### USB Receive Interrupt Status (USBRXIS)

Base 0x4005.0000 Offset 0x004 Type RO, reset 0x0000

0

				rese	rved				EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Тур	е	Reset	Des	cription							
	15:8		reserv	ved	R	)	0	com	patibility	with futu	ıre produ	ne value ucts, the lify-write	value of	a reserv		
	7		EP	7	R	)	0	RX I	Endpoint	7 Interru	upt					
								Valu 0 1		terrupt.	7 transr	nit interr	upt is as	serted.		
	6		EP	6	R	O	0		•	6 Interro	•					
	5		EP!	5	R	)	0		•	5 Interro	•					
	4		EP4	4	R	0	0			4 Interro						
	3		EP:	3	R	0	0		•	3 Interro	•					
	2		EP2	2	R	0	0		•	2 Interroption as	•					
	1		EP <sup>-</sup>	1	R	)	0		•	: 1 Interro	•					

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

RO

reserved

0

## Register 5: USB Transmit Interrupt Enable (USBTXIE), offset 0x006

**USBTXIE** is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBTXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBTXIS** register is set. When a bit is cleared, the interrupt in the **USBTXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

### USB Transmit Interrupt Enable (USBTXIE)

Base 0x4005.0000 Offset 0x006 Type R/W, reset 0xFFFF

							_	_	_		_			_		_
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese					EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	15:8		reser	ved	R	0	0	com	patibility	with fut	rely on tl ure produ ead-mod	ucts, the	value of	a reserv		
	7		EP	7	R/	W	1	TX	Endpoint	7 Interre	upt Enab	le				
								Valı	ue Desc	ription						
								1			s sent to			troller w	hen the	EP7 bit
								0		E₽7 tran rupt cont	smit inte roller.	rrupt is s	suppress	ed and r	not sent	to the
	6		EP	6	R/	W	1		•	6 Interri	upt Enab EP7.	le				
	5		EP	5	R/	W	1		•	5 Interri	upt Enab EP7.	ole				
	4		EP	4	R/	W	1			4 Interri	upt Enab EP7.	le				
	3		EP	3	R/	W	1			3 Interri	upt Enab EP7.	le				
	2		EP:	2	R/	W	1			: 2 Interri	upt Enab EP7.	le				
	1		EP	1	R/	W	1			: 1 Interro	upt Enab EP7.	ole				

Bit/Field	Name	Type	Reset	Description
0	EP0	R/W	1	TX and RX Endpoint 0 Interrupt Enable

#### Value Description

- An interrupt is sent to the interrupt controller when the  $\mathbb{EP}0$  bit in the **USBTXIS** register is set.
- 0 The EPO transmit and receive interrupt is suppressed and not sent to the interrupt controller.

## Register 6: USB Receive Interrupt Enable (USBRXIE), offset 0x008

**USBRXIE** is a 16-bit register that provides interrupt enable bits for the interrupts in the **USBRXIS** register. When a bit is set, the USB interrupt is asserted to the interrupt controller when the corresponding interrupt bit in the **USBRXIS** register is set. When a bit is cleared, the interrupt in the **USBRXIS** register is still set but the USB interrupt to the interrupt controller is not asserted. On reset, all interrupts are enabled.

### USB Receive Interrupt Enable (USBRXIE)

Base 0x4005.0000 Offset 0x008 Type R/W, reset 0xFFFE

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'			rese	rved				EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	RO 0
В	it/Field		Nan	ne	Тур	ре	Reset	Des	cription							
	15:8		reser	ved	R	0	0	com	patibility	ould not with futucross a r	ure prod	ucts, the	value of	a reserv		
	7		EP.	7	R/	W	1	RX	Endpoin	t 7 Interr	upt Enat	ole				
								Val	ue Desc	cription						
								1		nterrupt is			•	itroller w	hen the	EP7 bit
								0	The	EP7 rece	eive inter			ed and n	ot sent to	o the
	6		EP	6	R/	W	1	RX	Endpoin	t 6 Interr	upt Enal	ole				
								Sam	ne descr	iption as	ЕР7.					
	5		EP	5	R/	W	1	RX	Endpoin	t 5 Interr	upt Enat	ole				
								San	ne descr	iption as	EP7.					
	4		EP	4	R/	W	1			t 4 Interr		ole				
								San	ne descr	iption as	EP7.					
	3		EP:	3	R/	W	1		•	t 3 Interr	•	ole				
								San	ne descr	iption as	EP7.					
	2		EP:	2	R/	W	1			t 2 Interr		ole				
								San	ne descr	iption as	EP7.					
	1		EP	1	R/	W	1		•	t 1 Interr	•	ole				
								San	ne descr	iption as	EP7.					
	0		reser	ved	R	0	0	com	patibility	ould not with futucross a r	ure prod	ucts, the	value of	a reserv		

## Register 7: USB General Interrupt Status (USBIS), offset 0x00A

**Important:** This register is read-sensitive. See the register description for details.

**USBIS** is an 8-bit read-only register that indicates which USB interrupts are currently active. All active interrupts are cleared when this register is read.

### USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00

	7	6	5	4	3	2	1	0
	rese	rved	DISCON	reserved	SOF	RESET	RESUME	SUSPEND
Type	RO	RO	RO	RO	RO	RO	RO	RO
Reset	Λ	0	0	0	0	0	Λ	Λ

Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	DISCON	RO	0	Session Disconnect
				Value Description
				1 The device has been disconnected from the host.
				0 No interrupt.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	RO	0	Start of Frame
				Value Description
				1 A new frame has started.
				0 No interrupt.
2	RESET	RO	0	RESET Signaling Detected
				Value Description
				1 RESET signaling has been detected on the bus.
				0 No interrupt.
1	RESUME	RO	0	RESUME Signaling Detected
				Value Description
				1 RESUME signaling has been detected on the bus while the USB controller is in SUSPEND mode.
				0 No interrupt.

This interrupt can only be used if the USB controller's system clock is enabled. If the user disables the clock programming, the **USBDRIS**, **USBDRIM**, and **USBDRISC** registers should be used.

Bit/Field	Name	Type	Reset	Description
0	SUSPEND	RO	0	SUSPEND Signaling Detected
				Value Description  SUSPEND signaling has been detected on the bus.  No interrupt.

## Register 8: USB Interrupt Enable (USBIE), offset 0x00B

**USBIE** is an 8-bit register that provides interrupt enable bits for each of the interrupts in **USBIS**. At reset interrupts 1 and 2 are enabled.

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06

	7	6	5	4	3	2	1	0
	rese	rved	DISCON	reserved	SOF	RESET	RESUME	SUSPEND
Type	RO	RO	R/W	RO	R/W	R/W	R/W	R/W
Pocot	٨	0	٨	0	Λ	1	1	0

Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	DISCON	R/W	0	Enable Disconnect Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the DISCON bit in the <b>USBIS</b> register is set.
				O The DISCON interrupt is suppressed and not sent to the interrupt controller.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SOF bit in the <b>USBIS</b> register is set.
				O The SOF interrupt is suppressed and not sent to the interrupt controller.
2	RESET	R/W	1	Enable RESET Interrupt
				Value Description

#### Value Description

- An interrupt is sent to the interrupt controller when the RESET bit in the **USBIS** register is set.
- 0 The RESET interrupt is suppressed and not sent to the interrupt controller.


Bit/Field	Name	Туре	Reset	Description
1	RESUME	R/W	1	Enable RESUME Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the RESUME bit in the <b>USBIS</b> register is set.
				O The RESUME interrupt is suppressed and not sent to the interrupt controller.
0	SUSPEND	R/W	0	Enable SUSPEND Interrupt
				Value Description
				An interrupt is sent to the interrupt controller when the SUSPEND bit in the <b>USBIS</b> register is set.
				O The SUSPEND interrupt is suppressed and not sent to the interrupt controller.

## Register 9: USB Frame Value (USBFRAME), offset 0x00C

**USBFRAME** is a 16-bit read-only register that holds the last received frame number.

### USB Frame Value (USBFRAME)

Base 0x4005.0000 Offset 0x00C Type RO, reset 0x0000




Bit/Field	Name	Туре	Reset	Description
15:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	FRAME	RO	0x000	Frame Number

# Register 10: USB Endpoint Index (USBEPIDX), offset 0x00E

Each endpoint's buffer can be accessed by configuring a FIFO size and starting address. The **USBEPIDX** 8-bit register is used with the **USBTXFIFOSZ**, **USBRXFIFOSZ**, **USBTXFIFOADD**, and **USBRXFIFOADD** registers.

### USB Endpoint Index (USBEPIDX)

Base 0x4005.0000 Offset 0x00E Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	EPIDX	R/W	0x0	Endpoint Index

This bit field configures which endpoint is accessed when reading or writing to one of the USB controller's indexed registers. A value of 0x0 corresponds to Endpoint 0 and a value of 0x7 corresponds to Endpoint 7.

# Register 11: USB Test Mode (USBTEST), offset 0x00F

**USBTEST** is an 8-bit register that is primarily used to put the USB controller into one of the four test modes for operation described in the *USB 2.0 Specification*, in response to a SET FEATURE: USBTESTMODE command. This register is not used in normal operation.

Note: Only one of these bits should be set at any time.

### USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00

	7	6	5	4	3	2	1	0
	reserved	FIFOACC	FORCEFS			reserved		
Type	RO	R/W1S	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	FIFOACC	R/W1S	0	FIFO Access
				Value Description
				1 Transfers the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO.
				0 No effect.
				This bit is cleared automatically.
5	FORCEFS	R/W	0	Force Full-Speed Mode
				Value Description
				<ol> <li>Forces the USB controller into Full-Speed mode upon receiving a USB RESET.</li> </ol>
				0 The USB controller operates at Low Speed.
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 12: USB FIFO Endpoint 0 (USBFIFO0), offset 0x020 Register 13: USB FIFO Endpoint 1 (USBFIFO1), offset 0x024 Register 14: USB FIFO Endpoint 2 (USBFIFO2), offset 0x028 Register 15: USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C Register 16: USB FIFO Endpoint 4 (USBFIFO4), offset 0x030

Register 17: USB FIFO Endpoint 5 (USBFIFO5), offset 0x034

Register 18: USB FIFO Endpoint 6 (USBFIFO6), offset 0x038

Register 19: USB FIFO Endpoint 7 (USBFIFO7), offset 0x03C

**Important:** This register is read-sensitive. See the register description for details.

These 32-bit registers provide an address for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint.


Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of accesses is allowed provided the data accessed is contiguous. All transfers associated with one packet must be of the same width so that the data is consistently byte-, halfword- or word-aligned. However, the last transfer may contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.

Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering (see the section called "Single-Packet Buffering" on page 1089). Burst writing of multiple packets is not supported as flags must be set after each packet is written.

Following a STALL response or a transmit error on endpoint 1–7, the associated FIFO is completely flushed.

#### USB FIFO Endpoint 0 (USBFIFO0)

Base 0x4005.0000 Offset 0x020 Type R/W, reset 0x0000.0000



Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO.

# Register 20: USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 Register 21: USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063

These 8-bit registers allow the selected TX/RX endpoint FIFOs to be dynamically sized. **USBEPIDX** is used to configure each transmit endpoint's FIFO size.

USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ)

Base 0x4005.0000 Offset 0x062 Type R/W, reset 0x00

	7	6	5	4	3	2	1	0
		reserved		DPB	SIZE			
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	DPB	R/W	0	Double Packet Buffer Support
				Value Description
				Only single-packet buffering is supported.
				1 Double-packet buffering is supported.
3:0	SIZE	R/W	0x0	Max Packet Size

Maximum packet size to be allowed.

If  ${\tt DPB}$  = 0, the FIFO also is this size; if  ${\tt DPB}$  = 1, the FIFO is twice this size.

Value	Packet Size (Bytes)
0x0	8
0x1	16
0x2	32
0x3	64
0x4	128
0x5	256
0x6	512
0x7	1024
8x0	2048
0x9-0xF	Reserved


# Register 22: USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 Register 23: USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066

**USBTXFIFOADD** and **USBRXFIFOADD** are 16-bit registers that control the start address of the selected transmit and receive endpoint FIFOs.

USB Transmit FIFO Start Address (USBTXFIFOADD)

Base 0x4005.0000 Offset 0x064

Type R/W, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:9	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8:0	ADDR	R/W	0x00	Transmit/Receive Start Address

Start address of the endpoint FIFO.


Value	Start Address
0x0	0
0x1	8
0x2	16
0x3	24
0x4	32
0x5	40
0x6	48
0x7	56
8x0	64
0x1FF	4095

### Register 24: USB Connect Timing (USBCONTIM), offset 0x07A

This 8-bit configuration register specifies connection delay.

USB Connect Timing (USBCONTIM)

Base 0x4005.0000 Offset 0x07A Type R/W, reset 0x5C



Bit/Field	Name	Туре	Reset	Description
7:4	WTCON	R/W	0x5	Connect Wait  This field configures the wait required to allow for the user's connect/disconnect filter, in units of 533.3 ns. The default corresponds to 2.667 µs.
3:0	WTID	R/W	0xC	Wait ID


This field configures the delay required from the enable of the ID detection to when the ID value is valid, in units of 4.369 ms. The default corresponds to 52.43 ms.

# Register 25: USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D

This 8-bit configuration register specifies the minimum time gap allowed between the start of the last transaction and the EOF for full-speed transactions.

USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF)

Base 0x4005.0000 Offset 0x07D Type R/W, reset 0x77



This field is used during full-speed transactions to configure the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46  $\mu$ s.

# Register 26: USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E


This 8-bit configuration register specifies the minimum time gap that is to be allowed between the start of the last transaction and the EOF for low-speed transactions.

Low-Speed End-of-Frame Gap

USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF)

Base 0x4005.0000 Offset 0x07E Type R/W, reset 0x72

7:0



R/W

0x72

**LSEOFG** 

This field is used during low-speed transactions to set the gap between the last transaction and the End-of-Frame (EOF), in units of 1.067  $\mu s.$  The default corresponds to 121.6  $\mu s.$ 

Register 27: USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110

Register 28: USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120

Register 29: USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130

Register 30: USB Maximum Transmit Data Endpoint 4 (USBTXMAXP4), offset 0x140

Register 31: USB Maximum Transmit Data Endpoint 5 (USBTXMAXP5), offset 0x150

Register 32: USB Maximum Transmit Data Endpoint 6 (USBTXMAXP6), offset 0x160

Register 33: USB Maximum Transmit Data Endpoint 7 (USBTXMAXP7), offset 0x170

The **USBTXMAXPn** 16-bit register defines the maximum amount of data that can be transferred through the transmit endpoint in a single operation.

Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operation.


The total amount of data represented by the value written to this register must not exceed the FIFO size for the transmit endpoint, and must not exceed half the FIFO size if double-buffering is required.

If this register is changed after packets have been sent from the endpoint, the transmit endpoint FIFO must be completely flushed (using the FLUSH bit in **USBTXCSRLn**) after writing the new value to this register.

**Note: USBTXMAXPn** must be set to an even number of bytes for proper interrupt generation in µDMA Basic Mode.

USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1)

Base 0x4005.0000 Offset 0x110 Type R/W, reset 0x0000



# Register 34: USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102

**USBCSRL0** is an 8-bit register that provides control and status bits for endpoint 0.

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00

	7	6	5	4	3	2	1	0
	SETENDC	RXRDYC	STALL	SETEND	DATAEND	STALLED	TXRDY	RXRDY
Type	W1C	W1C	R/W	RO	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
7	SETENDC	W1C	0	Setup End Clear
				Writing a 1 to this bit clears the SETEND bit.
6	RXRDYC	W1C	0	RXRDY Clear
				Writing a 1 to this bit clears the RXRDY bit.
5	STALL	R/W	0	Send Stall
				Value Description
				0 No effect.
				1 Terminates the current transaction and transmits the STALL handshake.
				This bit is cleared automatically after the STALL handshake is transmitted.
4	SETEND	RO	0	Setup End
				Value Description
				O A control transaction has not ended or ended after the DATAEND bit was set.
				A control transaction has ended before the DATAEND bit has been set. The EPO bit in the <b>USBTXIS</b> register is also set in this situation.
				This bit is cleared by writing a 1 to the SETENDC bit.
3	DATAEND	R/W	0	Data End
				Value Description

0 No effect.

- 1 Set this bit in the following situations:
  - When setting TXRDY for the last data packet
  - When clearing RXRDY after unloading the last data packet
  - When setting TXRDY for a zero-length data packet

This bit is cleared automatically.

Bit/Field	Name	Туре	Reset	Description
2	STALLED	R/W	0	Endpoint Stalled
1	TYPDY	DM/	0	Value Description  O A STALL handshake has not been transmitted.  1 A STALL handshake has been transmitted.  Software must clear this bit.
1	TXRDY	R/W	0	<ul> <li>Transmit Packet Ready</li> <li>Value Description</li> <li>No transmit packet is ready.</li> <li>Software sets this bit after loading an IN data packet into the TX FIFO. The EPO bit in the USBTXIS register is also set in this situation.</li> </ul>
				This bit is cleared automatically when the data packet has been transmitted.
0	RXRDY	RO	0	Receive Packet Ready
				Value Description
				0 No data packet has been received.
				1 A data packet has been received. The EP0 bit in the <b>USBTXIS</b>

register is also set in this situation.


This bit is cleared by writing a 1 to the RXRDYC bit.

# Register 35: USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103

**USBSR0H** is an 8-bit register that provides control and status bits for endpoint 0.

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FLUSH	R/W	0	Flush FIFO

Value Description

No effect.

1 Flushes the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.

This bit is automatically cleared after the flush is performed.

Important: This bit should only be set when TXRDY/RXRDY is set.


At other times, it may cause data to be corrupted.

### Register 36: USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108

**USBCOUNT0** is an 8-bit read-only register that indicates the number of received data bytes in the endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid while the RXRDY bit is set.

#### USB Receive Byte Count Endpoint 0 (USBCOUNT0)

Base 0x4005.0000 Offset 0x108 Type RO, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	COUNT	RO	0x00	FIFO Count

 ${\tt COUNT}$  is a read-only value that indicates the number of received data bytes in the endpoint 0 FIFO.

Register 37: USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112

Register 38: USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122

Register 39: USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132

Register 40: USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142

Register 41: USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152

Register 42: USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162

Register 43: USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172

**USBTXCSRLn** is an 8-bit register that provides control and status bits for transfers through the currently selected transmit endpoint.

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00

	7	6	5	4	3	2	1	0	
	reserved	CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY	
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	

Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	CLRDT	R/W	0	Clear Data Toggle  Writing a 1 to this bit clears the DT bit in the USBTXCSRHn register.
5	STALLED	R/W	0	Endpoint Stalled

Value Description

- 0 A STALL handshake has not been transmitted.
- 1 A STALL handshake has been transmitted. The FIFO is flushed and the TXRDY bit is cleared.

Software must clear this bit.

Bit/Field	Name	Туре	Reset	Description
4	STALL	R/W	0	Send STALL
				Value Description  No effect.  Issues a STALL handshake to an IN token.
				Software clears this bit to terminate the STALL condition.
				<b>Note:</b> This bit has no effect in isochronous transfers.
3	FLUSH	R/W	0	Flush FIFO
				Value Description
				0 No effect.
				Flushes the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset and the $\mathtt{TXRDY}$ bit is cleared. The $\mathtt{EPn}$ bit in the $\mathtt{USBTXIS}$ register is also set in this situation.
				This bit may be set simultaneously with the <code>TXRDY</code> bit to abort the packet that is currently being loaded into the FIFO. Note that if the FIFO is double-buffered, <code>FLUSH</code> may have to be set twice to completely clear the FIFO.
				Important: This bit should only be set when the TXRDY bit is set. At other times, it may cause data to be corrupted.
2	UNDRN	R/W	0	Underrun
				Value Description
				0 No underrun.
				1 An IN token has been received when TXRDY is not set.
				Software must clear this bit.
1	FIFONE	R/W	0	FIFO Not Empty
				Value Description
				0 The FIFO is empty.
				1 At least one packet is in the transmit FIFO.
0	TXRDY	R/W	0	Transmit Packet Ready
				Value Description
				0 No transmit packet is ready.
				1 Software sets this bit after loading a data packet into the TX FIFO.
				This hit is cleared automatically when a data packet has been

This bit is cleared automatically when a data packet has been transmitted. The  $\mathtt{EPn}$  bit in the **USBTXIS** register is also set at this point.  $\mathtt{TXRDY}$  is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

Register 44: USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113

Register 45: USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123

Register 46: USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133

Register 47: USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143

Register 48: USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153

Register 49: USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163


Register 50: USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173

**USBTXCSRHn** is an 8-bit register that provides additional control for transfers through the currently selected transmit endpoint.

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00

7



**AUTOSET** 

Bit/Field	Name	Type	Reset	Description

#### Value Description

Auto Set

- 0 The TXRDY bit must be set manually.
- 1 Enables the TXRDY bit to be automatically set when data of the maximum packet size (value in **USBTXMAXPn**) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then the TXRDY bit must be set manually.

6 ISO R/W 0 Isochronous Transfers

R/W

#### Value Description

- 0 Enables the transmit endpoint for bulk or interrupt transfers.
- Enables the transmit endpoint for isochronous transfers.

Bit/Field	Name	Туре	Reset	Description
5	MODE	R/W	0	Mode
				Value Description
				0 Enables the endpoint direction as RX.
				1 Enables the endpoint direction as TX.
				<b>Note:</b> This bit only has an effect where the same endpoint FIFO is used for both transmit and receive transactions.
4	DMAEN	R/W	0	DMA Request Enable
				Value Description
				0 Disables the μDMA request for the transmit endpoint.
				1 Enables the μDMA request for the transmit endpoint.
				Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAATX, DMABTX, or DMACTX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
3	FDT	R/W	0	Force Data Toggle
				Value Description
				0 No effect.
				Forces the endpoint DT bit to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This bit can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.
2	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire $\mu DMA$ transfer is complete.
				<b>Note:</b> This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
1:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 51: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114

Register 52: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124

Register 53: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134

Register 54: USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144

Register 55: USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154

Register 56: USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164

Register 57: USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174

The **USBRXMAXPn** is a 16-bit register which defines the maximum amount of data that can be transferred through the selected receive endpoint in a single operation.


Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operations.

The total amount of data represented by the value written to this register must not exceed the FIFO size for the receive endpoint, and must not exceed half the FIFO size if double-buffering is required.

**Note: USBRXMAXPn** must be set to an even number of bytes for proper interrupt generation in µDMA Basic mode.

USB Maximum Receive Data Endpoint 1 (USBRXMAXP1)

Base 0x4005.0000 Offset 0x114 Type R/W, reset 0x0000



Register 58: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116

Register 59: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126

Register 60: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136

Register 61: USB Receive Control and Status Endpoint 4 Low (USBRXCSRL4), offset 0x146

Register 62: USB Receive Control and Status Endpoint 5 Low (USBRXCSRL5), offset 0x156


Register 63: USB Receive Control and Status Endpoint 6 Low (USBRXCSRL6), offset 0x166

Register 64: USB Receive Control and Status Endpoint 7 Low (USBRXCSRL7), offset 0x176

**USBRXCSRLn** is an 8-bit register that provides control and status bits for transfers through the currently selected receive endpoint.

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	CLRDT	W1C	0	Clear Data Toggle Writing a 1 to this bit clears the DT bit in the <b>USBRXCSRHn</b> register.
6	STALLED	R/W	0	Endpoint Stalled  Value Description  0 A STALL handshake has not been transmitted.  1 A STALL handshake has been transmitted.  Software must clear this bit.
5	STALL	R/W	0	Send STALL  Value Description  0 No effect.

Software must clear this bit to terminate the STALL condition.

Issues a STALL handshake.

**Note:** This bit has no effect where the endpoint is being used for isochronous transfers.

Bit/Field	Name	Туре	Reset	Description
4	FLUSH	R/W	0	Flush FIFO
				Value Description  No effect.  Flushes the next packet from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.  The CPU writes a 1 to this bit to flush the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared. Note that if the FIFO is double-buffered, FLUSH may have to be set twice to completely clear the FIFO.  Important: This bit should only be set when the RXRDY bit is set. At other times, it may cause data to be corrupted.
3	DATAERR	RO	0	Data Error  Value Description  Normal operation.  Indicates that RXRDY is set and the data packet has a CRC or bit-stuff error.
				This bit is cleared when RXRDY is cleared.  Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
2	OVER	R/W	0	Overrun  Value Description  No overrun error.  Indicates that an OUT packet cannot be loaded into the receive FIFO.
				Software must clear this bit.  Note: This bit is only valid when the endpoint is operating in Isochronous mode. In Bulk mode, it always returns zero.
1	FULL	RO	0	FIFO Full  Value Description  The receive FIFO is not full.  No more packets can be loaded into the receive FIFO.

Bit/Field	Name	Type	Reset	Description
0	RXRDY	R/W	0	Receive Packet Ready

Value Description

- 0 No data packet has been received.
- 1 A data packet has been received. The EPn bit in the **USBRXIS** register is also set in this situation.

If the AUTOCLR bit in the **USBRXCSRHn** register is set, then the this bit is automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. If the AUTOCLR bit is clear, or if packets of less than the maximum packet size are unloaded, then software must clear this bit manually when the packet has been unloaded from the receive FIFO.

Register 65: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117

Register 66: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127

Register 67: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137

Register 68: USB Receive Control and Status Endpoint 4 High (USBRXCSRH4), offset 0x147

Register 69: USB Receive Control and Status Endpoint 5 High (USBRXCSRH5), offset 0x157


Register 70: USB Receive Control and Status Endpoint 6 High (USBRXCSRH6), offset 0x167

Register 71: USB Receive Control and Status Endpoint 7 High (USBRXCSRH7), offset 0x177

**USBRXCSRHn** is an 8-bit register that provides additional control and status bits for transfers through the currently selected receive endpoint.

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	AUTOCL	R/W	0	Auto Clear

#### Value Description

- 0 No effect.
- 1 Enables the RXRDY bit to be automatically cleared when a packet of **USBRXMAXPn** bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using μDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the value of the MAXLOAD field in the **USBRXMAXPn** register, see "DMA Operation" on page 1092.

6 ISO R/W 0 Isochronous Transfers

#### Value Description

- 0 Enables the receive endpoint for isochronous transfers.
- 1 Enables the receive endpoint for bulk/interrupt transfers.

Bit/Field	Name	Туре	Reset	Description
5	DMAEN	R/W	0	DMA Request Enable
				<ul> <li>Value Description</li> <li>Disables the μDMA request for the receive endpoint.</li> <li>Enables the μDMA request for the receive endpoint.</li> </ul>
				Note: 3 TX and 3 RX endpoints can be connected to the μDMA module. If this bit is set for a particular endpoint, the DMAARX, DMABRX, or DMACRX field in the USB DMA Select (USBDMASEL) register must be programmed correspondingly.
4	DISNYET / PIDERR	R/W	0	Disable NYET / PID Error
				Value Description
				0 No effect.
				1 For bulk or interrupt transactions: Disables the sending of NYET handshakes. When this bit is set, all successfully received packets are acknowledged, including at the point at which the FIFO becomes full.
				For isochronous transactions: Indicates a PID error in the received packet.
3	DMAMOD	R/W	0	DMA Request Mode
				Value Description
				0 An interrupt is generated after every μDMA packet transfer.
				1 An interrupt is generated only after the entire $\mu DMA$ transfer is complete.
				<b>Note:</b> This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
2:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 72: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118

Register 73: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128

Register 74: USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138

Register 75: USB Receive Byte Count Endpoint 4 (USBRXCOUNT4), offset 0x148

Register 76: USB Receive Byte Count Endpoint 5 (USBRXCOUNT5), offset 0x158

Register 77: USB Receive Byte Count Endpoint 6 (USBRXCOUNT6), offset 0x168


Register 78: USB Receive Byte Count Endpoint 7 (USBRXCOUNT7), offset 0x178

**Note:** The value returned changes as the FIFO is unloaded and is only valid while the RXRDY bit in the **USBRXCSRLn** register is set.

**USBRXCOUNTn** is a 16-bit read-only register that holds the number of data bytes in the packet currently in line to be read from the receive FIFO. If the packet is transmitted as multiple bulk packets, the number given is for the combined packet.

#### USB Receive Byte Count Endpoint 1 (USBRXCOUNT1)

Base 0x4005.0000 Offset 0x118 Type RO, reset 0x0000



# Register 79: USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340

**USBRXDPKTBUFDIS** is a 16-bit register that indicates which of the receive endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 1089).

USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)

Base 0x4005.0000 Offset 0x340 Type R/W, reset 0x0000

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	<u>'</u>		ı	rese			1 1		EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
В	sit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
_						•			2-555ps.5							
	15:8		reserv	/ed	R	0	0					he value ucts, the				
												dify-write			eu bit si	iouiu be
	_			_			_	•				•	·			
	7		EP:	7	R/	W	0	EP7	' RX Dou	ıble-Pacl	ket Buffe	er Disable	Э			
								Val	ue Desc	ription						
								0	Disa	bles dou	ble-pack	et buffer	ing.			
								1	Enat	les doub	ole-pack	et bufferi	ng.			
	6		EP	6	R/	W	0	EP6	RX Dou	ıble-Pacl	ket Buffe	er Disable	Э			
								San	ne descr	iption as	EP7.					
	E		EP:	=	R/	۸۸/	0	CDE	DV Day	ıbla Daal	kat Duffa	r Diaable	_			
	5		EP:	5	K/	VV	0			iption as		er Disable	3			
								Gan	ic acsor	iption as	EF /.					
	4		EP4	4	R/	W	0					er Disable	Э			
								San	ne descr	iption as	EP7.					
	3		EP:	3	R/	W	0	EP3	RX Dou	ıble-Pacl	ket Buffe	er Disable	Э			
								San	ne descr	iption as	EP7.					
	2		EP:	n	R/	۸۸/	0	ED.		ıbla Daal	kat Duffa	er Disable	_			
	2		EP.	2	K/	VV	U			ible-Paci iption as		DISADI	3			
								Jan	ie desci	ιριιστί αδ	EP/.					
	1		EP	1	R/	W	0	EP1	RX Dou	ıble-Pacl	ket Buffe	er Disable	Э			
								San	ne descr	iption as	EP7.					
	0		reserv	/ed	R	0	0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	. To prov	vide
								com	patibility	with futu	ure produ	ucts, the	value of	a reserv		
								pres	served a	cross a r	ead-mod	dify-write	operation	on.		

# Register 80: USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342

**USBTXDPKTBUFDIS** is a 16-bit register that indicates which of the transmit endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 1088).

USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS)

Base 0x4005.0000 Offset 0x342 Type R/W, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[			I	rese	rved		1		EP7	EP6	EP5	EP4	EP3	EP2	EP1	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
В	it/Field		Nam	ne	Тур	ре	Reset	Des	cription							
	15:8	reserved		ved .	RO	O	0		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be							
												dify-write				
	7		EP	7	RΛ	N	0	EP7	TX Dou	ıble-Pacl	ket Buffe	er Disable	9			
								Val	ue Desc	cription						
								0	Disa	bles dou	ble-pack	et buffer	ing.			
								1	Enal	oles doub	ole-pack	et bufferi	ng.			
	6		EP	6	RΛ	Ν	0					r Disable	9			
								San	ne descr	iption as	EP7.					
	5		EP:	5	R٨	Ν	0	EP5	TX Dou	ıble-Pacl	ket Buffe	er Disable	e			
								San	ne descr	iption as	EP7.					
	4		EP4	4	RΛ	Ν	0	EP4	TX Dou	ıble-Pacl	ket Buffe	er Disable	e			
								San	ne descr	iption as	EP7.					
	3		EP:	3	RΛ	Ν	0	EP3	TX Dou	ıble-Pacl	ket Buffe	r Disable	9			
								San	ne descr	iption as	EP7.					
	2		EP	2	RΛ	Ν	0	EP2	Y TX Dou	ıble-Pacl	ket Buffe	r Disable	•			
								Sam	ne descr	iption as	EP7.					
	1		EP <sup>.</sup>	1	RΛ	Ν	0	EP1	TX Dou	ıble-Pacl	ket Buffe	er Disable	9			
										iption as						
	0		reserv	ved	R	)	0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		


# Register 81: USB Device RESUME Raw Interrupt Status (USBDRRIS), offset 0x410

The **USBDRRIS** 32-bit register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

USB Device RESUME Raw Interrupt Status (USBDRRIS)

Base 0x4005.0000

Offset 0x410 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	RO	0	RESUME Interrupt Status

Value Description

- 1 A RESUME status has been detected.
- 0 An interrupt has not occurred.

This bit is cleared by writing a 1 to the  ${\tt RESUME}$  bit in the  ${\tt USBDRISC}$  register.


### Register 82: USB Device RESUME Interrupt Mask (USBDRIM), offset 0x414

The **USBDRIM** 32-bit register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

USB Device RESUME Interrupt Mask (USBDRIM)

Base 0x4005.0000

Offset 0x414 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	R/W	0	RESUME Interrupt Mask

#### Value Description

- The raw interrupt signal from a detected RESUME is sent to the interrupt controller. This bit should only be set when a SUSPEND has been detected (the SUSPEND bit in the USBIS register is set).
- 0 A detected RESUME does not affect the interrupt status.


# Register 83: USB Device RESUME Interrupt Status and Clear (USBDRISC), offset 0x418

The **USBDRISC** 32-bit register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

USB Device RESUME Interrupt Status and Clear (USBDRISC)

Base 0x4005.0000

Offset 0x418 Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	R/W1C	0	RESUME Interrupt Status and Clear

Value Description

- 1 The RESUME bits in the USBDRRIS and USBDRCIM registers are set, providing an interrupt to the interrupt controller.
- 0 No interrupt has occurred or the interrupt is masked.


This bit is cleared by writing a 1. Clearing this bit also clears the  $\tt RESUME$  bit in the **USBDRCRIS** register.

### Register 84: USB DMA Select (USBDMASEL), offset 0x450

This 32-bit register specifies which endpoints are mapped to the 6 allocated µDMA channels, see Table 9-1 on page 584 for more information on channel assignments.

#### USB DMA Select (USBDMASEL)

Base 0x4005.0000 Offset 0x450 Type R/W, reset 0x0033.2211



Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:20	DMACTX	R/W	0x3	DMA C TX Select

Specifies the TX mapping of the third USB endpoint on µDMA channel 5 (primary assignment).

Value	Description
0x0	reserved
0x1	Endpoint 1 TX
0x2	Endpoint 2 TX
0x3	Endpoint 3 TX
0x4	Endpoint 4 TX
0x5	Endpoint 5 TX
0x6	Endpoint 6 TX
0x7	Endpoint 7 TX
0x8 - 0xF	reserved

Bit/Field	Name	Туре	Reset	Description
19:16	DMACRX	R/W	0x3	DMA C RX Select
				Specifies the RX and TX mapping of the third USB endpoint on $\mu\text{DMA}$ channel 4 (primary assignment).
				Value Description
				0x0 reserved
				0x1 Endpoint 1 RX
				0x2 Endpoint 2 RX
				0x3 Endpoint 3 RX
				0x4 Endpoint 4 RX
				0x5 Endpoint 5 RX
				0x6 Endpoint 6 RX
				0x7 Endpoint 7 RX
				0x8 - 0xF reserved
15:12	DMABTX	R/W	0x2	DMA B TX Select
				Specifies the TX mapping of the second USB endpoint on $\mu DMA$ channel 3 (primary assignment).
				Same bit definitions as the DMACTX field.
11:8	DMABRX	R/W	0x2	DMA B RX Select
				Specifies the RX mapping of the second USB endpoint on $\mu DMA$ channel 2 (primary assignment).
				Same bit definitions as the DMACRX field.
7:4	DMAATX	R/W	0x1	DMA A TX Select
				Specifies the TX mapping of the first USB endpoint on $\mu DMA$ channel 1 (primary assignment).
				Same bit definitions as the DMACTX field.
3:0	DMAARX	R/W	0x1	DMA A RX Select
				Specifies the RX mapping of the first USB endpoint on $\mu\text{DMA}$ channel 0 (primary assignment).
				Same bit definitions as the DMACRX field.

### Register 85: USB Peripheral Properties (USBPP), offset 0xFC0

The **USBPP** register provides information regarding the properties of the USB module.

#### USB Peripheral Properties (USBPP)

Base 0x4005.0000 Offset 0xFC0 Type RO, reset 0x0000.0850

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			l	EC	I : NT I			ı	US	SB	reserved	PHY	-	TY	PE	l
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	1	0	0	0	0	1	0	1	0	0	0	0

			Ü	
Bit/Field	Name	Туре	Reset	Description
31:16	reserved	-	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	ECNT	RO	0x8	Endpoint Count
				This field encodes the number of endpoints provided
7:6	USB	RO	0x1	USB Capability
				Value Description
				0x0 NA
				USB is not present.
				0x1 DEVICE
				Device Only
				0x2 HOST
				Device or Host
				0x3 OTG
				Device, Host, or OTG
5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	PHY	RO	0x1	PHY Present
				Value Description
				1 A PHY is integrated with the USB MAC.
				0 A PHY is not integrated with the USB MAC.
3:0	TYPE	RO	0x0	Controller Type
				Value Description
				0x0 The first-generation USB controller.

0x1 - 0xF Reserved

1143

# 19 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result.

**Note:** Not all comparators have the option to drive an output pin. See "Signal Description" on page 1145 for more information.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board. In addition, the comparator can signal the application via interrupts or trigger the start of a sample sequence in the ADC. The interrupt generation and ADC triggering logic is separate and independent. This flexibility means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris<sup>®</sup> LM4F122E5QC microcontroller provides three independent integrated analog comparators with the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of the following voltages:
  - An individual external reference voltage
  - A shared single external reference voltage
  - A shared internal reference voltage

### 19.1 Block Diagram




Figure 19-1. Analog Comparator Module Block Diagram

# 19.2 Signal Description

The following table lists the external signals of the Analog Comparators and describes the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Mux/Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 669) should be set to choose the Analog Comparator function. The number in parentheses is the encoding that must be programmed into the PMCn field in the **GPIO Port Control (GPIOPCTL)** register (page 687) to assign the Analog Comparator signal to the specified GPIO port pin. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 646.

**Table 19-1. Signals for Analog Comparators (100LQFP)** 

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description					
C0+	23	PC6	1	Analog	Analog comparator 0 positive input.					
C0-	22	PC7	I	Analog	Analog comparator 0 negative input.					
C0o	40	PF0 (9)	0	TTL	Analog comparator 0 output.					
C1+	24	PC5	1	Analog	Analog comparator 1 positive input.					

Table 19-1. Signals for Analog Comparators (100LQFP) (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description						
C1-	25	PC4	1	Analog	Analog comparator 1 negative input.						
Clo	41	PF1 (9)	0	TTL	Analog comparator 1 output.						
C2+	87	PG6	I	Analog	Analog comparator 2 positive input.						
C2-	C2- 88		1	Analog	Analog comparator 2 negative input.						
C2o	42	PF2 (9)	0	TTL	Analog comparator 2 output.						

a. The TTL designation indicates the pin has TTL-compatible voltage levels.


### 19.3 Functional Description

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 19-2 on page 1146, the input source for VIN- is an external input, Cn-. In addition to an external input, Cn+, input sources for VIN+ can be the C0+ or an internal reference,  $V_{IRFF}$ .

Figure 19-2. Structure of Comparator Unit



A comparator is configured through two status/control registers, Analog Comparator Control (ACCTL) and Analog Comparator Status (ACSTAT). The internal reference is configured through one control register, Analog Comparator Reference Voltage Control (ACREFCTL). Interrupt status and control are configured through three registers, Analog Comparator Masked Interrupt Status (ACMIS), Analog Comparator Raw Interrupt Status (ACRIS), and Analog Comparator Interrupt Enable (ACINTEN).

Typically, the comparator output is used internally to generate an interrupt as controlled by the ISEN bit in the **ACCTL** register. The output may also be used to drive an external pin, Co or generate an analog-to-digital converter (ADC) trigger.

Important: The ASRCP bits in the ACCTL register must be set before using the analog comparators.

#### 19.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 19-3 on page 1147. The internal reference is controlled by a single configuration register (**ACREFCTL**). Table 19-2 on page 1147 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally ( $V_{IRFF}$ ).

Figure 19-3. Comparator Internal Reference Structure




Table 19-2. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL	•	
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
EN=0		0 V (GND) for any value of $\mathtt{VREF};$ however, it is recommended that $\mathtt{RNG=1}$ and $\mathtt{VREF=0}$ for the least noisy ground reference.

Table 19-2. Internal Reference Voltage and ACREFCTL Field Values (continued)

ACREFCTL	Register	
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
	RNG=0	Total resistance in ladder is 31 R.
		$V_{IREF} = V_{DDA}  imes rac{R_{VREF}}{R_{T}}$
		$V_{IREF} = V_{DDA} \times \frac{(VREF + 8)}{31}$
		$V_{IREF} = 0.85 + 0.106 \times VREF$
EN=1		The range of internal reference in this mode is 0.85-2.448 V.
EN-1	RNG=1	Total resistance in ladder is 23 R.
		$V_{IREF} = V_{DDA}  imes rac{R_{VREF}}{R_{T}}$
		$V_{IREF} = V_{DDA} \times \frac{VREF}{23}$
		VIREF = 0.143 × VREF
		The range of internal reference for this mode is 0-2.152 V.

# 19.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator clock by writing a value of 0x0000.0001 to the **RCGCACMP** register in the System Control module (see page 389).
- **2.** Enable the clock to the appropriate GPIO modules via the **RCGCGPIO** register (see page 375). To find out which GPIO ports to enable, refer to Table 21-5 on page 1183.
- **3.** In the GPIO module, enable the GPIO port/pin associated with the input signals as GPIO inputs. To determine which GPIO to configure, see Table 21-4 on page 1177.
- **4.** Configure the PMCn fields in the **GPIOPCTL** register to assign the analog comparator output signals to the appropriate pins (see page 687 and Table 21-5 on page 1183).

- **5.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **6.** Configure the comparator to use the internal voltage reference and to *not* invert the output by writing the **ACCTLn** register with the value of 0x0000.040C.
- 7. Delay for 10 µs.
- 8. Read the comparator output value by reading the ACSTATn register's OVAL value.

Change the level of the comparator negative input signal C- to see the OVAL value change.

#### 19.5 Register Map

Table 19-3 on page 1149 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000. Note that the analog comparator clock must be enabled before the registers can be programmed (see page 389). There must be a delay of 3 system clocks after the analog comparator module clock is enabled before any analog comparator module registers are accessed.

**Table 19-3. Analog Comparators Register Map** 

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	1150
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	1151
800x0	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	1152
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	1153
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	1154
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	1155
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	1154
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	1155
0x060	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	1154
0x064	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	1155
0xFC0	ACMPPP	RO	0x0007.0007	Analog Comparator Peripheral Properties	1157

# 19.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

### Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x000

Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		)					1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		' '					reserved	'	'	'				IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0						

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W1C	0	Comparator 2 Masked Interrupt Status
				Value Description
				1 The IN2 bits in the <b>ACRIS</b> register and the <b>ACINTEN</b> registers are set, providing an interrupt to the interrupt controller.
				0 No interrupt has occurred or the interrupt is masked.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt IN2}$ bit in the $\textbf{ACRIS}$ register.
1	IN1	R/W1C	0	Comparator 1 Masked Interrupt Status
				Value Description

- The  ${\tt IN1}$  bits in the  ${\tt ACRIS}$  register and the  ${\tt ACINTEN}$  registers are set, providing an interrupt to the interrupt controller.
- No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the  ${\tt IN1}$  bit in the ACRIS register.

0 IN0 R/W1C 0 Comparator 0 Masked Interrupt Status

#### Value Description

- The  ${\tt IN0}$  bits in the ACRIS register and the ACINTEN registers are set, providing an interrupt to the interrupt controller.
- No interrupt has occurred or the interrupt is masked.

This bit is cleared by writing a 1. Clearing this bit also clears the  ${\tt IN0}$  bit in the ACRIS register.

# Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparators. The bits in this register must be enabled to generate interrupts using the ACINTEN register.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000

Offset 0x004
Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	•			'	•	rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	1	1	1	•	reserved		! !					IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	RO	0	Comparator 2 Interrupt Status
				Value Description
				1 Comparator 2 has generated an interrupt for an event as configured by the ISEN bit in the ACCTL2 register.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN2 bit in the ACMIS register.
1	IN1	RO	0	Comparator 1 Interrupt Status
				Value Description
				1 Comparator 1 has generated an interruptfor an event as configured by the ISEN bit in the ACCTL1 register.
				0 An interrupt has not occurred.
				This bit is cleared by writing a 1 to the IN1 bit in the <b>ACMIS</b> register.
0	IN0	RO	0	Comparator 0 Interrupt Status
				Value Description

#### Value Description

- Comparator 0 has generated an interrupt for an event as configured by the  ${\tt ISEN}$  bit in the  ${\tt ACCTL0}$  register.
- An interrupt has not occurred.

This bit is cleared by writing a 1 to the INO bit in the ACMIS register.

# Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000

Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l	ı	l				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	'	'			reserved							IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0						

Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W	0	Comparator 2 Interrupt Enable
				Value Description
				1 The raw interrupt signal comparator 2 is sent to the interrupt controller.
				O A comparator 2 interrupt does not affect the interrupt status.
1	IN1	R/W	0	Comparator 1 Interrupt Enable
				Value Description
				1 The raw interrupt signal comparator 1 is sent to the interrupt controller.
				A comparator 1 interrupt does not affect the interrupt status.
0	IN0	R/W	0	Comparator 0 Interrupt Enable

#### Value Description

- The raw interrupt signal comparator 0 is sent to the interrupt
- A comparator 0 interrupt does not affect the interrupt status. 0

19

16

### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

23

21

Analog Comparator Reference Voltage Control (ACREFCTL)

28

27

26

25

24

Base 0x4003.C000

7:4

3:0


reserved

VREF

R/W

Offset 0x010 Type R/W, reset 0x0000.0000

30



Resistor Ladder Range

Value Description

0 The resistor ladder has a total resistance of 31 R.

The resistor ladder has a total resistance of 23 R.

RO 0x0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

> 0x0 Resistor Ladder Voltage Ref

> > The VREF bit field specifies the resistor ladder tap that is passed through an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 19-2 on page 1147 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020

Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040

Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060

These registers specify the current output value of the comparator.

### Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	•		ı	1	rese	erved						1	•
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•			rese	rved				•			OVAL	reserved
Туре	RO															
Reset	Ü	0	0	0	0	0	0	0	0	0	0	0	0	0	0	O .

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	OVAL	RO	0	Comparator Output Value  Value Description
				0 VIN- > VIN+ 1 VIN- < VIN+
				VIN - is the voltage on the $Cn-$ pin. VIN+ is the voltage on the $Cn+$ pin, the $C0+$ pin, or the internal voltage reference ( $V_{IREF}$ ) as defined by the ASRCP bit in the <b>ACCTL</b> register.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064

These registers configure the comparator's input and output.

### Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x024

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		ı		ı	•	rese	rved			' '		1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved	1	TOEN	AS	RCP	reserved	TSLVAL	TS	EN	ISLVAL	IS	EN	CINV	reserved
Туре	RO	RO	RO	RO	R/W	R/W	R/W	RO	R/W	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	3it/Field															

Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TOEN	R/W	0	Trigger Output Enable
				Value Description
				0 ADC events are suppressed and not sent to the ADC.
				1 ADC events are sent to the ADC.
10:9	ASRCP	R/W	0x0	Analog Source Positive
				The ASRCP field specifies the source of input voltage to the VIN+ terminal of the comparator. The encodings for this field are as follows:
				Value Description
				0x0 Pin value of Cn+
				0x1 Pin value of C0+
				0x2 Internal voltage reference (V <sub>IREF</sub> )
				0x3 Reserved
8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TSLVAL	R/W	0	Trigger Sense Level Value

#### Value Description

- An ADC event is generated if the comparator output is Low.
- An ADC event is generated if the comparator output is High.

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				Value Description
				O An interrupt is generated if the comparator output is Low.
				1 An interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Description
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				Value Description
				0 The output of the comparator is unchanged.
				1 The output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 11: Analog Comparator Peripheral Properties (ACMPPP), offset 0xFC0

The **ACMPPP** register provides information regarding the properties of the analog comparator module.

23

21

20

19

18

16

Analog Comparator Peripheral Properties (ACMPPP)

28

26

25

Base 0x4003.C000 Offset 0xFC0 Type RO, reset 0x0007.0007

30

	31	30		28	21	26	25	24	23	22	21		19	18	17	16
		'			' ' '		reserved				1			C2O	C10	C00
Type Reset	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ	1					reserved				ı			CMP2	CMP1	CMP0
Type Reset	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	- 0	RO 1	RO 1	RO 1
E	Bit/Field		Nam	ie	Тур	e	Reset	Des	cription							
	31:19		reserv	/ed	-		0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	18		C20	)	R	)	0x1	Con	nparator	Output 2	2 Presen	t				
								Valı 1 0		parator o	•	is preser is not pre				
	17		C10	)	R	)	0x1	Con	nparator	Output 1	l Presen	t				
								Val	ue Desc	ription						
								1	Com	parator o	output 1	is preser	nt.			
								0	Com	parator o	output 1	is not pre	esent.			
	16		C00	)	RO	)	0x1	Con	nparator	Output (	) Presen	t				
								Valu	ue Desc	ription						
								1	Com	parator o	output 0	is preser	nt.			
								0	Com	parator o	output 0	is not pre	esent.			
	15:3		reser\	/ed	-		0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	2		CMF	22	RO	)	0x1	Con	nparator	2 Prese	nt					

Value Description

- Comparator 2 is present. 1
- 0 Comparator 2 is not present.


Bit/Field	Name	Type	Reset	Description
1	CMP1	RO	0x1	Comparator 1 Present
				Value Description
				1 Comparator 1 is present.
				O Comparator 1 is not present.
0	CMP0	RO	0x1	Comparator 0 Present
				Value Description
				1 Comparator 0 is present.
				0 Comparator 0 is not present.

## 20 Pin Diagram

The LM4F122E5QC microcontroller pin diagram is shown below.

Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 21-5 on page 1183.

Figure 20-1. 100-Pin LQFP Package Pin Diagram



## 21 Signal Tables

The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. Use the **GPIOAMSEL** register (see page 685) to select analog mode. For a GPIO pin to be used for an alternate digital function, the corresponding bit in the **GPIOAFSEL** register (see page 669) must be set. Further pin muxing options are provided through the PMCx bit field in the **GPIOPCTL** register (see page 687), which selects one of several available peripheral functions for that GPIO.

Important: All GPIO pins are configured as GPIOs by default with the exception of the pins shown in the table below. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pin	Default State	GPIOAFSEL Bit	GPIOPCTL PMCx Bit Field
PA[1:0]	UART0	0	0x1
PA[5:2]	SSI0	0	0x1
PB[3:2]	I <sup>2</sup> C0	0	0x1
PC[3:0]	JTAG/SWD	1	0x3

**Table 21-1. GPIO Pins With Default Alternate Functions** 

Table 21-2 on page 1161 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Each possible alternate analog and digital function is listed for each pin.

Table 21-3 on page 1168 lists the signals in alphabetical order by signal name. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed. The "Pin Mux" column indicates the GPIO and the encoding needed in the PMCx bit field in the **GPIOPCTL** register.

Table 21-4 on page 1177 groups the signals by functionality, except for GPIOs. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed.

Table 21-5 on page 1183 lists the GPIO pins and their analog and digital alternate functions. The AINx analog signals are not 5-V tolerant and go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the **GPIO Digital Enable** (**GPIODEN**) register and setting the corresponding AMSEL bit in the **GPIO Analog Mode Select** (**GPIOAMSEL**) register. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable** (**GPIODEN**) register. The digital signals are enabled by setting the appropriate bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control** (**GPIOPCTL**) register to the numeric enoding shown in the table below. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Table 21-6 on page 1186 lists the signals based on number of possible pin assignments. This table can be used to plan how to configure the pins for a particular functionality. Application Note AN01274 Configuring Stellaris<sup>®</sup> Microcontrollers with Pin Multiplexing provides an overview of the pin muxing implementation, an explanation of how a system designer defines a pin configuration, and examples of the pin configuration process.

**Note:** All digital inputs are Schmitt triggered.

Table 21-2. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PD0	I/O	TTL	GPIO port D bit 0.
	AIN15	I	Analog	Analog-to-digital converter input 15.
1	I2C3SCL	I/O	OD	$\rm I^2C$ module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	SSI1Clk	I/O	TTL	SSI module 1 clock.
	SSI3Clk	I/O	TTL	SSI module 3 clock.
	WT2CCP0	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	PD1	I/O	TTL	GPIO port D bit 1.
	AIN14	I	Analog	Analog-to-digital converter input 14.
2	I2C3SDA	I/O	OD	I <sup>2</sup> C module 3 data.
2	SSI1Fss	I/O	TTL	SSI module 1 frame.
	SSI3Fss	I/O	TTL	SSI module 3 frame.
	WT2CCP1	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
	PD2	I/O	TTL	GPIO port D bit 2.
	AIN13	I	Analog	Analog-to-digital converter input 13.
3	SSI1Rx	I	TTL	SSI module 1 receive.
	SSI3Rx	I	TTL	SSI module 3 receive.
	WT3CCP0	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
	PD3	I/O	TTL	GPIO port D bit 3.
	AIN12	I	Analog	Analog-to-digital converter input 12.
4	SSI1Tx	0	TTL	SSI module 1 transmit.
	SSI3Tx	0	TTL	SSI module 3 transmit.
	WT3CCP1	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
5	VDD	-	Power	Positive supply for I/O and some logic.
6	GND	-	Power	Ground reference for logic and I/O pins.
7	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
8	VREFA+	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 23-24 on page 1204.
9	VREFA-	-	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 23-24 on page 1204.

Table 21-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
10	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	PJ2	I/O	TTL	GPIO port J bit 2.
11	T2CCP0	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
	U5Rx	I	TTL	UART module 5 receive.
12	PE3	I/O	TTL	GPIO port E bit 3.
12	AIN0	I	Analog	Analog-to-digital converter input 0.
13	PE2	I/O	TTL	GPIO port E bit 2.
	AIN1	I	Analog	Analog-to-digital converter input 1.
	PE1	I/O	TTL	GPIO port E bit 1.
14	AIN2	I	Analog	Analog-to-digital converter input 2.
	U7Tx	0	TTL	UART module 7 transmit.
	PE0	I/O	TTL	GPIO port E bit 0.
15	AIN3	I	Analog	Analog-to-digital converter input 3.
	U7Rx	I	TTL	UART module 7 receive.
	РН0	I/O	TTL	GPIO port H bit 0.
16	AIN16	ı	Analog	Analog-to-digital converter input 16.
16	SSI3Clk	I/O	TTL	SSI module 3 clock.
	WT2CCP0	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	PH1	I/O	TTL	GPIO port H bit 1.
17	AIN17	I	Analog	Analog-to-digital converter input 17.
''	SSI3Fss	I/O	TTL	SSI module 3 frame.
	WT2CCP1	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
	PH2	I/O	TTL	GPIO port H bit 2.
18	AIN18	I	Analog	Analog-to-digital converter input 18.
10	SSI3Rx	I	TTL	SSI module 3 receive.
	WT5CCP0	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
	РН3	I/O	TTL	GPIO port H bit 3.
19	AIN19	I	Analog	Analog-to-digital converter input 19.
	SSI3Tx	0	TTL	SSI module 3 transmit.
	WT5CCP1	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
	PC7	I/O	TTL	GPIO port C bit 7.
22	C0-	I	Analog	Analog comparator 0 negative input.
22	U3Tx	0	TTL	UART module 3 transmit.
	WT1CCP1	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.

Table 21-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
	PC6	I/O	TTL	GPIO port C bit 6.
	C0+	ı	Analog	Analog comparator 0 positive input.
23	U3Rx	ı	TTL	UART module 3 receive.
	WT1CCP0	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
	PC5	I/O	TTL	GPIO port C bit 5.
	C1+	I	Analog	Analog comparator 1 positive input.
24	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.
24	U1Tx	0	TTL	UART module 1 transmit.
	U4Tx	0	TTL	UART module 4 transmit.
	WT0CCP1	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.
	PC4	I/O	TTL	GPIO port C bit 4.
	C1-	I	Analog	Analog comparator 1 negative input.
25	U1RTS	0	TTL	UART module 1 Request to Send modem flow control output line.
25 —	U1Rx	I	TTL	UART module 1 receive.
	U4Rx	I	TTL	UART module 4 receive.
	WT0CCP0	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
26	PA0	I/O	TTL	GPIO port A bit 0.
26	U0Rx	I	TTL	UART module 0 receive.
27	PA1	I/O	TTL	GPIO port A bit 1.
27	U0Tx	0	TTL	UART module 0 transmit.
28	PA2	I/O	TTL	GPIO port A bit 2.
20	SSI0Clk	I/O	TTL	SSI module 0 clock.
29 —	PA3	I/O	TTL	GPIO port A bit 3.
29	SSI0Fss	I/O	TTL	SSI module 0 frame.
30	PA4	I/O	TTL	GPIO port A bit 4.
30	SSI0Rx	I	TTL	SSI module 0 receive.
31	PA5	I/O	TTL	GPIO port A bit 5.
31	SSIOTx	0	TTL	SSI module 0 transmit.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
	PA6	I/O	TTL	GPIO port A bit 6.
34	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
25	PA7	I/O	TTL	GPIO port A bit 7.
35 —	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.
	PF6	I/O	TTL	GPIO port F bit 6.
36	I2C2SCL	I/O	OD	I <sup>2</sup> C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	T3CCP0	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
27	PF5	I/O	TTL	GPIO port F bit 5.
37	T2CCP1	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.

Table 21-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description
38	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	PF4	I/O	TTL	GPIO port F bit 4.
39	T2CCP0	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
39	TRD3	0	TTL	Trace data 3.
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	PF0	I/O	TTL	GPIO port F bit 0.
	C0o	0	TTL	Analog comparator 0 output.
	CAN0Rx	ı	TTL	CAN module 0 receive.
40	NMI	I	TTL	Non-maskable interrupt.
40	SSI1Rx	I	TTL	SSI module 1 receive.
	T0CCP0	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
	TRD2	0	TTL	Trace data 2.
	U1RTS	0	TTL	UART module 1 Request to Send modem flow control output line.
	PF1	I/O	TTL	GPIO port F bit 1.
	C1o	0	TTL	Analog comparator 1 output.
44	SSI1Tx	0	TTL	SSI module 1 transmit.
41 –	T0CCP1	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
	TRD1	0	TTL	Trace data 1.
	U1CTS	I	TTL	UART module 1 Clear To Send modem flow control input signal.
	PF2	I/O	TTL	GPIO port F bit 2.
	C2o	0	TTL	Analog comparator 2 output.
40	SSI1Clk	I/O	TTL	SSI module 1 clock.
42	T1CCP0	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
	TRD0	0	TTL	Trace data 0.
	U1DCD	1	TTL	UART module 1 Data Carrier Detect modem status input signal.
	PF3	I/O	TTL	GPIO port F bit 3.
	CAN0Tx	0	TTL	CAN module 0 transmit.
42	SSI1Fss	I/O	TTL	SSI module 1 frame.
43	T1CCP1	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
	TRCLK	0	TTL	Trace clock.
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	PK3	I/O	TTL	GPIO port K bit 3.
46	SSI3Tx	0	TTL	SSI module 3 transmit.
47	PK2	I/O	TTL	GPIO port K bit 2.
47	SSI3Rx	I	TTL	SSI module 3 receive.
10	PK1	I/O	TTL	GPIO port K bit 1.
48	SSI3Fss	I/O	TTL	SSI module 3 frame.

Table 21-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
40	PK0	I/O	TTL	GPIO port K bit 0.	
49	SSI3Clk	I/O	TTL	SSI module 3 clock.	
50	WAKE	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.	
51	HIB	0	TTL	An output that indicates the processor is in Hibernate mode.	
52	XOSC0	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.	
53	GNDX	-	Power	GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.	
54	XOSC1	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.	
55	VBAT	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.	
56	VDD	-	Power	Positive supply for I/O and some logic.	
57	GND	-	Power	Ground reference for logic and I/O pins.	
	PF7	I/O	TTL	GPIO port F bit 7.	
58	I2C2SDA	I/O	OD	I <sup>2</sup> C module 2 data.	
	T3CCP1	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.	
	PG3	I/O	TTL	GPIO port G bit 3.	
59	I2C4SDA	I/O	OD	I <sup>2</sup> C module 4 data.	
	T5CCP1	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.	
	PG2	I/O	TTL	GPIO port G bit 2.	
60	I2C4SCL	I/O	OD	I <sup>2</sup> C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.	
60 -	LPC0CLKRUN	0	TTL	Application may optionally connect this pin to drive CLKRUN to wake a sleeping bus when wanted (or to prevent it from sleeping).	
	T5CCP0	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.	
	PG1	I/O	TTL	GPIO port G bit 1.	
61	I2C3SDA	I/O	OD	I <sup>2</sup> C module 3 data.	
01	<u>LPC0SCI</u>	0	TTL	Optional SCI interrupt for ACPI or other uses.	
	T4CCP1	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.	
	PG0	I/O	TTL	GPIO port G bit 0.	
62	I2C3SCL	I/O	OD	I <sup>2</sup> C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.	
	LPC0PD	I	TTL	Power down and sleep signal from host.	
	T4CCP0	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.	
63	RST	ı	TTL	System reset input.	
64	GND	-	Power	Ground reference for logic and I/O pins.	
65	osc0	I	Analog	Main oscillator crystal input or an external clock reference input.	
66	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.	

Table 21-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
67	VDD	-	Power	Positive supply for I/O and some logic.	
	PJ0	I/O	TTL	GPIO port J bit 0.	
	T1CCP0	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.	
68	U4Rx	ı	TTL	UART module 4 receive.	
	USB0DM	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.	
			GPIO port J bit 1.		
	T1CCP1	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.	
69	U4Tx	0	TTL	UART module 4 transmit.	
	USB0DP	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.	
	PB0	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant.	
70	T2CCP0	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.	
	U1Rx	I	TTL	UART module 1 receive.	
	PB1	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant.	
71	T2CCP1	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.	
	UlTx	0	TTL	UART module 1 transmit.	
	PB2	I/O	TTL	GPIO port B bit 2.	
72	I2C0SCL	I/O	OD	I <sup>2</sup> C module 0 clock. Note that this signal has an active pull-up. To corresponding port pin should not be configured as open drain	
	T3CCP0	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.	
	PB3	I/O	TTL	GPIO port B bit 3.	
73	I2C0SDA	I/O	OD	I <sup>2</sup> C module 0 data.	
	T3CCP1	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.	
	PG4	I/O	TTL	GPIO port G bit 4.	
74	I2C1SCL	I/O	OD	I <sup>2</sup> C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.	
	U2Rx	ı	TTL	UART module 2 receive.	
	WT0CCP0	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.	
	PG5	I/O	TTL	GPIO port G bit 5.	
75	I2C1SDA	I/O	OD	I <sup>2</sup> C module 1 data.	
75	U2Tx	0	TTL	UART module 2 transmit.	
	WT0CCP1	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.	
	PH7	I/O	TTL	GPIO port H bit 7.	
76	SSI2Tx	0	TTL	SSI module 2 transmit.	
	WT4CCP1	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.	
	РН6	I/O	TTL	GPIO port H bit 6.	
77	SSI2Rx	I	TTL	SSI module 2 receive.	
	WT4CCP0	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.	
	РН5	I/O	TTL	GPIO port H bit 5.	
78	SSI2Fss	I/O	TTL	SSI module 2 frame.	
	WT3CCP1	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.	

Table 21-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	рн4	I/O	TTL	GPIO port H bit 4.	
79	SSI2Clk	I/O	TTL	SSI module 2 clock.	
	WT3CCP0	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.	
80	VDD	-	Power	Positive supply for I/O and some logic.	
81	GND	-	Power	Ground reference for logic and I/O pins.	
	PC3	I/O	TTL	GPIO port C bit 3.	
93	SWO	0	TTL	JTAG TDO and SWO.	
82 –	T5CCP1	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.	
	TDO	0	TTL	JTAG TDO and SWO.	
	PC2	I/O	TTL	GPIO port C bit 2.	
83	T5CCP0	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.	
	TDI	I	TTL	JTAG TDI.	
	PC1	I/O	TTL	GPIO port C bit 1.	
84	SWDIO	I/O	TTL	JTAG TMS and SWDIO.	
04	T4CCP1	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.	
Γ	TMS	I	TTL	JTAG TMS and SWDIO.	
	PC0	I/O	TTL	GPIO port C bit 0.	
85	SWCLK	I	TTL	JTAG/SWD CLK.	
	T4CCP0	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.	
	TCK	I	TTL	JTAG/SWD CLK.	
86	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	PG6	I/O	TTL	GPIO port G bit 6.	
	C2+	I	Analog	Analog comparator 2 positive input.	
87	I2C5SCL	I/O	OD	l <sup>2</sup> C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.	
	WT1CCP0	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.	
	PG7	I/O	TTL	GPIO port G bit 7.	
88	C2-	I	Analog	Analog comparator 2 negative input.	
00	I2C5SDA	I/O	OD	I <sup>2</sup> C module 5 data.	
	WT1CCP1	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.	
89	PE6	I/O	TTL	GPIO port E bit 6.	
09	AIN21	I	Analog	Analog-to-digital converter input 21.	
	PE7	I/O	TTL	GPIO port E bit 7.	
90	AIN20	I	Analog	Analog-to-digital converter input 20.	
	UlRI	1	TTL	UART module 1 Ring Indicator modem status input signal.	
	PB5	I/O	TTL	GPIO port B bit 5.	
	AIN11	Į	Analog	Analog-to-digital converter input 11.	
91	CAN0Tx	0	TTL	CAN module 0 transmit.	
	SSI2Fss	I/O	TTL	SSI module 2 frame.	
<u></u> Г	T1CCP1	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.	

Table 21-2. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type <sup>a</sup>	Description	
	PB4	I/O	TTL	GPIO port B bit 4.	
	AIN10	I	Analog	Analog-to-digital converter input 10.	
92	CAN0Rx	1	TTL	CAN module 0 receive.	
	SSI2Clk	I/O	TTL	SSI module 2 clock.	
	T1CCP0	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.	
93	VDD	-	Power	Positive supply for I/O and some logic.	
94	GND	-	Power	Ground reference for logic and I/O pins.	
	PE4	I/O	TTL	GPIO port E bit 4.	
	AIN9	1	Analog	Analog-to-digital converter input 9.	
95	CAN0Rx	I	TTL	CAN module 0 receive.	
	I2C2SCL	I/O	OD	I <sup>2</sup> C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.	
	U5Rx	- 1	TTL	UART module 5 receive.	
	PE5	I/O	TTL	GPIO port E bit 5.	
	AIN8	- 1	Analog	Analog-to-digital converter input 8.	
96	CAN0Tx	0	TTL	CAN module 0 transmit.	
	I2C2SDA	I/O	OD	I <sup>2</sup> C module 2 data.	
	U5Tx	0	TTL	UART module 5 transmit.	
	PD4	I/O	TTL	GPIO port D bit 4.	
07	AIN7	- 1	Analog	Analog-to-digital converter input 7.	
97	U6Rx	1	TTL	UART module 6 receive.	
	WT4CCP0	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.	
	PD5	I/O	TTL	GPIO port D bit 5.	
00	AIN6	1	Analog	Analog-to-digital converter input 6.	
98	U6Tx	0	TTL	UART module 6 transmit.	
	WT4CCP1	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.	
	PD6	I/O	TTL	GPIO port D bit 6.	
00	AIN5	I	Analog	Analog-to-digital converter input 5.	
99	U2Rx	- 1	TTL	UART module 2 receive.	
	WT5CCP0	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.	
	PD7	I/O	TTL	GPIO port D bit 7.	
	AIN4	1	Analog	Analog-to-digital converter input 4.	
100	NMI	1	TTL	Non-maskable interrupt.	
	U2Tx	0	TTL	UART module 2 transmit.	
	WT5CCP1	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.	

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 21-3. Signals by Signal Name

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AIN0	12	PE3	1	Analog	Analog-to-digital converter input 0.
AIN1	13	PE2	1	Analog	Analog-to-digital converter input 1.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
AIN2	14	PE1	I	Analog	Analog-to-digital converter input 2.
AIN3	15	PE0	Į	Analog	Analog-to-digital converter input 3.
AIN4	100	PD7	Į	Analog	Analog-to-digital converter input 4.
AIN5	99	PD6	Į	Analog	Analog-to-digital converter input 5.
AIN6	98	PD5	Į	Analog	Analog-to-digital converter input 6.
AIN7	97	PD4	I	Analog	Analog-to-digital converter input 7.
AIN8	96	PE5	Į	Analog	Analog-to-digital converter input 8.
AIN9	95	PE4	I	Analog	Analog-to-digital converter input 9.
AIN10	92	PB4	I	Analog	Analog-to-digital converter input 10.
AIN11	91	PB5	I	Analog	Analog-to-digital converter input 11.
AIN12	4	PD3	I	Analog	Analog-to-digital converter input 12.
AIN13	3	PD2	ļ	Analog	Analog-to-digital converter input 13.
AIN14	2	PD1	I	Analog	Analog-to-digital converter input 14.
AIN15	1	PD0	I	Analog	Analog-to-digital converter input 15.
AIN16	16	PH0	I	Analog	Analog-to-digital converter input 16.
AIN17	17	PH1	I	Analog	Analog-to-digital converter input 17.
AIN18	18	PH2	I	Analog	Analog-to-digital converter input 18.
AIN19	19	PH3	I	Analog	Analog-to-digital converter input 19.
AIN20	90	PE7	I	Analog	Analog-to-digital converter input 20.
AIN21	89	PE6	I	Analog	Analog-to-digital converter input 21.
C0+	23	PC6	I	Analog	Analog comparator 0 positive input.
C0-	22	PC7	I	Analog	Analog comparator 0 negative input.
COo	40	PF0 (9)	0	TTL	Analog comparator 0 output.
C1+	24	PC5	I	Analog	Analog comparator 1 positive input.
C1-	25	PC4	I	Analog	Analog comparator 1 negative input.
C1o	41	PF1 (9)	0	TTL	Analog comparator 1 output.
C2+	87	PG6	I	Analog	Analog comparator 2 positive input.
C2-	88	PG7	I	Analog	Analog comparator 2 negative input.
C2o	42	PF2 (9)	0	TTL	Analog comparator 2 output.
CAN0Rx	40 92 95	PF0 (3) PB4 (8) PE4 (8)	I	TTL	CAN module 0 receive.
CAN0Tx	43 91 96	PF3 (3) PB5 (8) PE5 (8)	0	TTL	CAN module 0 transmit.
GND	6 21 33 45 57 64 81 94	fixed	-	Power	Ground reference for logic and I/O pins.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
GNDA	10	fixed	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDX	53	fixed	-	Power	GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.
HIB	51	fixed	0	TTL	An output that indicates the processor is in Hibernate mode.
I2C0SCL	72	PB2 (3)	I/O	OD	I <sup>2</sup> C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C0SDA	73	PB3 (3)	I/O	OD	I <sup>2</sup> C module 0 data.
I2C1SCL	34 74	PA6 (3) PG4 (3)	I/O	OD	I <sup>2</sup> C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C1SDA	35 75	PA7 (3) PG5 (3)	I/O	OD	I <sup>2</sup> C module 1 data.
I2C2SCL	36 95	PF6 (3) PE4 (3)	I/O	OD	I <sup>2</sup> C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C2SDA	58 96	PF7 (3) PE5 (3)	I/O	OD	I <sup>2</sup> C module 2 data.
I2C3SCL	1 62	PD0 (3) PG0 (3)	I/O	OD	I <sup>2</sup> C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C3SDA	2 61	PD1 (3) PG1 (3)	I/O	OD	I <sup>2</sup> C module 3 data.
I2C4SCL	60	PG2 (3)	I/O	OD	I <sup>2</sup> C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C4SDA	59	PG3 (3)	I/O	OD	I <sup>2</sup> C module 4 data.
I2C5SCL	87	PG6 (3)	I/O	OD	I <sup>2</sup> C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
I2C5SDA	88	PG7 (3)	I/O	OD	I <sup>2</sup> C module 5 data.
LPC0CLKRUN	60	PG2 (15)	0	TTL	Application may optionally connect this pin to drive CLKRUN to wake a sleeping bus when wanted (or to prevent it from sleeping).
LPC0PD	62	PG0 (15)	ı	TTL	Power down and sleep signal from host.
<u>LPC0SCI</u>	61	PG1 (15)	0	TTL	Optional SCI interrupt for ACPI or other uses.
NMI	40 100	PF0 (8) PD7 (8)	I	TTL	Non-maskable interrupt.
osc0	65	fixed	1	Analog	Main oscillator crystal input or an external clock reference input.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
OSC1	66	fixed	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PA0	26	-	I/O	TTL	GPIO port A bit 0.
PA1	27	-	I/O	TTL	GPIO port A bit 1.
PA2	28	-	I/O	TTL	GPIO port A bit 2.
PA3	29	-	I/O	TTL	GPIO port A bit 3.
PA4	30	-	I/O	TTL	GPIO port A bit 4.
PA5	31	-	I/O	TTL	GPIO port A bit 5.
PA6	34	-	I/O	TTL	GPIO port A bit 6.
PA7	35	-	I/O	TTL	GPIO port A bit 7.
PB0	70	-	I/O	TTL	GPIO port B bit 0. This pin is not 5-V tolerant.
PB1	71	-	I/O	TTL	GPIO port B bit 1. This pin is not 5-V tolerant.
PB2	72	-	I/O	TTL	GPIO port B bit 2.
PB3	73	-	I/O	TTL	GPIO port B bit 3.
PB4	92	-	I/O	TTL	GPIO port B bit 4.
PB5	91	-	I/O	TTL	GPIO port B bit 5.
PC0	85	-	I/O	TTL	GPIO port C bit 0.
PC1	84	-	I/O	TTL	GPIO port C bit 1.
PC2	83	-	I/O	TTL	GPIO port C bit 2.
PC3	82	-	I/O	TTL	GPIO port C bit 3.
PC4	25	-	I/O	TTL	GPIO port C bit 4.
PC5	24	-	I/O	TTL	GPIO port C bit 5.
PC6	23	-	I/O	TTL	GPIO port C bit 6.
PC7	22	-	I/O	TTL	GPIO port C bit 7.
PD0	1	-	I/O	TTL	GPIO port D bit 0.
PD1	2	-	I/O	TTL	GPIO port D bit 1.
PD2	3	-	I/O	TTL	GPIO port D bit 2.
PD3	4	-	I/O	TTL	GPIO port D bit 3.
PD4	97	-	I/O	TTL	GPIO port D bit 4.
PD5	98	-	I/O	TTL	GPIO port D bit 5.
PD6	99	-	I/O	TTL	GPIO port D bit 6.
PD7	100	-	I/O	TTL	GPIO port D bit 7.
PE0	15	-	I/O	TTL	GPIO port E bit 0.
PE1	14	-	I/O	TTL	GPIO port E bit 1.
PE2	13	-	I/O	TTL	GPIO port E bit 2.
PE3	12	-	I/O	TTL	GPIO port E bit 3.
PE4	95	-	I/O	TTL	GPIO port E bit 4.
PE5	96	-	I/O	TTL	GPIO port E bit 5.
PE6	89	-	I/O	TTL	GPIO port E bit 6.
PE7	90	-	I/O	TTL	GPIO port E bit 7.
PF0	40	-	I/O	TTL	GPIO port F bit 0.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
PF1	41	-	I/O	TTL	GPIO port F bit 1.
PF2	42	-	I/O	TTL	GPIO port F bit 2.
PF3	43	-	I/O	TTL	GPIO port F bit 3.
PF4	39	-	I/O	TTL	GPIO port F bit 4.
PF5	37	-	I/O	TTL	GPIO port F bit 5.
PF6	36	-	I/O	TTL	GPIO port F bit 6.
PF7	58	-	I/O	TTL	GPIO port F bit 7.
PG0	62	-	I/O	TTL	GPIO port G bit 0.
PG1	61	-	I/O	TTL	GPIO port G bit 1.
PG2	60	-	I/O	TTL	GPIO port G bit 2.
PG3	59	-	I/O	TTL	GPIO port G bit 3.
PG4	74	-	I/O	TTL	GPIO port G bit 4.
PG5	75	-	I/O	TTL	GPIO port G bit 5.
PG6	87	-	I/O	TTL	GPIO port G bit 6.
PG7	88	-	I/O	TTL	GPIO port G bit 7.
PH0	16	-	I/O	TTL	GPIO port H bit 0.
PH1	17	-	I/O	TTL	GPIO port H bit 1.
PH2	18	-	I/O	TTL	GPIO port H bit 2.
PH3	19	-	I/O	TTL	GPIO port H bit 3.
PH4	79	-	I/O	TTL	GPIO port H bit 4.
PH5	78	-	I/O	TTL	GPIO port H bit 5.
РНб	77	-	I/O	TTL	GPIO port H bit 6.
PH7	76	-	I/O	TTL	GPIO port H bit 7.
PJ0	68	-	I/O	TTL	GPIO port J bit 0.
PJ1	69	-	I/O	TTL	GPIO port J bit 1.
PJ2	11	-	I/O	TTL	GPIO port J bit 2.
PK0	49	-	I/O	TTL	GPIO port K bit 0.
PK1	48	-	I/O	TTL	GPIO port K bit 1.
PK2	47	-	I/O	TTL	GPIO port K bit 2.
PK3	46	-	I/O	TTL	GPIO port K bit 3.
RST	63	fixed	I	TTL	System reset input.
SSI0Clk	28	PA2 (2)	I/O	TTL	SSI module 0 clock.
SSI0Fss	29	PA3 (2)	I/O	TTL	SSI module 0 frame.
SSIORx	30	PA4 (2)	I	TTL	SSI module 0 receive.
SSIOTX	31	PA5 (2)	0	TTL	SSI module 0 transmit.
SSI1Clk	1 42	PD0 (2) PF2 (2)	I/O	TTL	SSI module 1 clock.
SSI1Fss	2 43	PD1 (2) PF3 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	3 40	PD2 (2) PF0 (2)	I	TTL	SSI module 1 receive.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
SSI1Tx	4 41	PD3 (2) PF1 (2)	0	TTL	SSI module 1 transmit.
SSI2Clk	79 92	PH4 (2) PB4 (2)	I/O	TTL	SSI module 2 clock.
SSI2Fss	78 91	PH5 (2) PB5 (2)	I/O	TTL	SSI module 2 frame.
SSI2Rx	77	PH6 (2)	ı	TTL	SSI module 2 receive.
SSI2Tx	76	PH7 (2)	0	TTL	SSI module 2 transmit.
SSI3Clk	1 16 49	PD0 (1) PH0 (2) PK0 (2)	I/O	TTL	SSI module 3 clock.
SSI3Fss	2 17 48	PD1 (1) PH1 (2) PK1 (2)	I/O	TTL	SSI module 3 frame.
SSI3Rx	3 18 47	PD2 (1) PH2 (2) PK2 (2)	I	TTL	SSI module 3 receive.
SSI3Tx	4 19 46	PD3 (1) PH3 (2) PK3 (2)	0	TTL	SSI module 3 transmit.
SWCLK	85	PC0 (1)	I	TTL	JTAG/SWD CLK.
SWDIO	84	PC1 (1)	I/O	TTL	JTAG TMS and SWDIO.
SWO	82	PC3 (1)	0	TTL	JTAG TDO and SWO.
T0CCP0	40	PF0 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
T0CCP1	41	PF1 (7)	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
T1CCP0	42 68 92	PF2 (7) PJ0 (7) PB4 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
T1CCP1	43 69 91	PF3 (7) PJ1 (7) PB5 (7)	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
T2CCP0	11 39 70	PJ2 (7) PF4 (7) PB0 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
T2CCP1	37 71	PF5 (7) PB1 (7)	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
T3CCP0	36 72	PF6 (7) PB2 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
T3CCP1	58 73	PF7 (7) PB3 (7)	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
T4CCP0	62 85	PG0 (7) PC0 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
T4CCP1	61 84	PG1 (7) PC1 (7)	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
T5CCP0	60 83	PG2 (7) PC2 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
T5CCP1	59 82	PG3 (7) PC3 (7)	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
TCK	85	PC0 (1)	I	TTL	JTAG/SWD CLK.
TDI	83	PC2 (1)	I	TTL	JTAG TDI.
TDO	82	PC3 (1)	0	TTL	JTAG TDO and SWO.
TMS	84	PC1 (1)	I	TTL	JTAG TMS and SWDIO.
TRCLK	43	PF3 (14)	0	TTL	Trace clock.
TRD0	42	PF2 (14)	0	TTL	Trace data 0.
TRD1	41	PF1 (14)	0	TTL	Trace data 1.
TRD2	40	PF0 (14)	0	TTL	Trace data 2.
TRD3	39	PF4 (14)	0	TTL	Trace data 3.
U0Rx	26	PA0 (1)	I	TTL	UART module 0 receive.
UOTx	27	PA1 (1)	0	TTL	UART module 0 transmit.
U1CTS	24 41	PC5 (8) PF1 (1)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
U1DCD	42	PF2 (1)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	43	PF3 (1)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	39	PF4 (1)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
U1RI	90	PE7 (1)	1	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	25 40	PC4 (8) PF0 (1)	0	TTL	UART module 1 Request to Send modem flow control output line.
U1Rx	25 70	PC4 (2) PB0 (1)	1	TTL	UART module 1 receive.
UlTx	24 71	PC5 (2) PB1 (1)	0	TTL	UART module 1 transmit.
U2Rx	74 99	PG4 (1) PD6 (1)	I	TTL	UART module 2 receive.
U2Tx	75 100	PG5 (1) PD7 (1)	0	TTL	UART module 2 transmit.
U3Rx	23	PC6 (1)	I	TTL	UART module 3 receive.
U3Tx	22	PC7 (1)	0	TTL	UART module 3 transmit.
U4Rx	25 68	PC4 (1) PJ0 (1)	I	TTL	UART module 4 receive.
U4Tx	24 69	PC5 (1) PJ1 (1)	0	TTL	UART module 4 transmit.
U5Rx	11 95	PJ2 (1) PE4 (1)	1	TTL	UART module 5 receive.
U5Tx	96	PE5 (1)	0	TTL	UART module 5 transmit.
U6Rx	97	PD4 (1)	I	TTL	UART module 6 receive.
U6Tx	98	PD5 (1)	0	TTL	UART module 6 transmit.
U7Rx	15	PE0 (1)	l	TTL	UART module 7 receive.
U7Tx	14	PE1 (1)	0	TTL	UART module 7 transmit.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
USBODM	68	PJ0	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
USB0DP	69	PJ1	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.
VBAT	55	fixed	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
VDD	5 20 32 44 56 67 80 93	fixed	-	Power	Positive supply for I/O and some logic.
VDDA	7	fixed	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
VDDC	38 86	fixed	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VREFA+	8	fixed	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 23-24 on page 1204.
VREFA-	9	fixed	-	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 23-24 on page 1204.
WAKE	50	fixed	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
WT0CCP0	25 74	PC4 (7) PG4 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
WT0CCP1	24 75	PC5 (7) PG5 (7)	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.
WT1CCP0	23 87	PC6 (7) PG6 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
WT1CCP1	22 88	PC7 (7) PG7 (7)	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.

Table 21-3. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type <sup>a</sup>	Description
WT2CCP0	1 16	PD0 (7) PH0 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
WT2CCP1	2 17	PD1 (7) PH1 (7)	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
WT3CCP0	3 79	PD2 (7) PH4 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
WT3CCP1	4 78	PD3 (7) PH5 (7)	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
WT4CCP0	77 97	PH6 (7) PD4 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
WT4CCP1	76 98	PH7 (7) PD5 (7)	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
WT5CCP0	18 99	PH2 (7) PD6 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
WT5CCP1	19 100	PH3 (7) PD7 (7)	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.
xosc0	52	fixed	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.
XOSC1	54	fixed	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 21-4. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	AIN0	12	I	Analog	Analog-to-digital converter input 0.
	AIN1	13	I	Analog	Analog-to-digital converter input 1.
	AIN2	14	I	Analog	Analog-to-digital converter input 2.
	AIN3	15	I	Analog	Analog-to-digital converter input 3.
	AIN4	100	I	Analog	Analog-to-digital converter input 4.
	AIN5	99	I	Analog	Analog-to-digital converter input 5.
	AIN6	98	I	Analog	Analog-to-digital converter input 6.
	AIN7	97	I	Analog	Analog-to-digital converter input 7.
	AIN8	96	I	Analog	Analog-to-digital converter input 8.
	AIN9	95	I	Analog	Analog-to-digital converter input 9.
	AIN10	92	I	Analog	Analog-to-digital converter input 10.
	AIN11	91	I	Analog	Analog-to-digital converter input 11.
	AIN12	4	I	Analog	Analog-to-digital converter input 12.
	AIN13	3	I	Analog	Analog-to-digital converter input 13.
	AIN14	2	I	Analog	Analog-to-digital converter input 14.
	AIN15	1	I	Analog	Analog-to-digital converter input 15.
	AIN16	16	I	Analog	Analog-to-digital converter input 16.
ADC	AIN17	17	I	Analog	Analog-to-digital converter input 17.
	AIN18	18	I	Analog	Analog-to-digital converter input 18.
	AIN19	19	I	Analog	Analog-to-digital converter input 19.
	AIN20	90	I	Analog	Analog-to-digital converter input 20.
	AIN21	89	I	Analog	Analog-to-digital converter input 21.
	VREFA+	8	-	Analog	A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with VREFA- which specifies the minimum value. In other words, the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 23-24 on page 1204.
	VREFA-	9	<u>-</u>	Analog	A reference voltage used to specify the input voltage at which the ADC converts to a minimum value. This pin is used in conjunction with VREFA+ which specifies the maximum value. In other words, the voltage that is applied to VREFA- is the voltage with which an AINn signal is converted to 0, while the voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA- voltage is limited to the range specified in Table 23-24 on page 1204.

Table 21-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	C0+	23	Į	Analog	Analog comparator 0 positive input.
	C0-	22	I	Analog	Analog comparator 0 negative input.
	C0o	40	0	TTL	Analog comparator 0 output.
	C1+	24	I	Analog	Analog comparator 1 positive input.
Analog Comparators	C1-	25	I	Analog	Analog comparator 1 negative input.
	Clo	41	0	TTL	Analog comparator 1 output.
	C2+	87	ļ	Analog	Analog comparator 2 positive input.
	C2-	88	I	Analog	Analog comparator 2 negative input.
	C2o	42	0	TTL	Analog comparator 2 output.
Controller Area	CAN0Rx	40 92 95	I	TTL	CAN module 0 receive.
Network	CAN0Tx	43 91 96	0	TTL	CAN module 0 transmit.
	TRCLK	43	0	TTL	Trace clock.
	TRD0	42	0	TTL	Trace data 0.
Core	TRD1	41	0	TTL	Trace data 1.
	TRD2	40	0	TTL	Trace data 2.
	TRD3	39	0	TTL	Trace data 3.

Table 21-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	TOCCPO	40	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 0.
	T0CCP1	41	I/O	TTL	16/32-Bit Timer 0 Capture/Compare/PWM 1.
	T1CCP0	42 68 92	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 0.
	T1CCP1	43 69 91	I/O	TTL	16/32-Bit Timer 1 Capture/Compare/PWM 1.
	T2CCP0	11 39 70	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 0.
	T2CCP1	37 71	I/O	TTL	16/32-Bit Timer 2 Capture/Compare/PWM 1.
	T3CCP0	36 72	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 0.
	T3CCP1	58 73	I/O	TTL	16/32-Bit Timer 3 Capture/Compare/PWM 1.
	T4CCP0	62 85	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 0.
	T4CCP1	61 84	I/O	TTL	16/32-Bit Timer 4 Capture/Compare/PWM 1.
	T5CCP0	60 83	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 0.
General-Purpose Timers	T5CCP1	59 82	I/O	TTL	16/32-Bit Timer 5 Capture/Compare/PWM 1.
Timers	WT0CCP0	25 74	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 0.
	WT0CCP1	24 75	I/O	TTL	32/64-Bit Wide Timer 0 Capture/Compare/PWM 1.
	WT1CCP0	23 87	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 0.
	WT1CCP1	22 88	I/O	TTL	32/64-Bit Wide Timer 1 Capture/Compare/PWM 1.
	WT2CCP0	1 16	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 0.
	WT2CCP1	2 17	I/O	TTL	32/64-Bit Wide Timer 2 Capture/Compare/PWM 1.
	WT3CCP0	3 79	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 0.
	WT3CCP1	4 78	I/O	TTL	32/64-Bit Wide Timer 3 Capture/Compare/PWM 1.
	WT4CCP0	77 97	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 0.
	WT4CCP1	76 98	I/O	TTL	32/64-Bit Wide Timer 4 Capture/Compare/PWM 1.
	WT5CCP0	18 99	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 0.
	WT5CCP1	19 100	I/O	TTL	32/64-Bit Wide Timer 5 Capture/Compare/PWM 1.

Table 21-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	GNDX	53	-	Power	GND for the Hibernation oscillator. When using a crystal clock source, this pin should only be connected to the crystal load capacitors to improve oscillator immunity to system noise. When using an external oscillator, this pin should be connected to GND.
	HIB	51	0	TTL	An output that indicates the processor is in Hibernate mode.
Hibernate	VBAT	55	-	Power	Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply.
	WAKE	50	I	TTL	An external input that brings the processor out of Hibernate mode when asserted.
	xosc0	52	I	Analog	Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a 32.768-kHz crystal or a 32.768-kHz oscillator for the Hibernation module RTC.
	xosc1	54	0	Analog	Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source.
	I2C0SCL	72	I/O	OD	I <sup>2</sup> C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C0SDA	73	I/O	OD	I <sup>2</sup> C module 0 data.
	I2C1SCL	34 74	I/O	OD	I <sup>2</sup> C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C1SDA	35 75	I/O	OD	I <sup>2</sup> C module 1 data.
	I2C2SCL	36 95	I/O	OD	I <sup>2</sup> C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
  12C	I2C2SDA	58 96	I/O	OD	I <sup>2</sup> C module 2 data.
	I2C3SCL	1 62	I/O	OD	I <sup>2</sup> C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C3SDA	2 61	I/O	OD	I <sup>2</sup> C module 3 data.
	I2C4SCL	60	I/O	OD	I <sup>2</sup> C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C4SDA	59	I/O	OD	I <sup>2</sup> C module 4 data.
	I2C5SCL	87	I/O	OD	I <sup>2</sup> C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain.
	I2C5SDA	88	I/O	OD	I <sup>2</sup> C module 5 data.

Table 21-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	SWCLK	85	I	TTL	JTAG/SWD CLK.
	SWDIO	84	I/O	TTL	JTAG TMS and SWDIO.
	SWO	82	0	TTL	JTAG TDO and SWO.
JTAG/SWD/SWO	TCK	85	ļ	TTL	JTAG/SWD CLK.
	TDI	83	Į	TTL	JTAG TDI.
	TDO	82	0	TTL	JTAG TDO and SWO.
	TMS	84	I	TTL	JTAG TMS and SWDIO.
LPC	LPC0CLKRUN	60	0	TTL	Application may optionally connect this pin to drive CLKRUN to wake a sleeping bus when wanted (or to prevent it from sleeping).
	LPC0PD	62	I	TTL	Power down and sleep signal from host.
	LPC0SCI	61	0	TTL	Optional SCI interrupt for ACPI or other uses.
	GND	6 21 33 45 57 64 81	-	Power	Ground reference for logic and I/O pins.
	GNDA	10	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
Power	VDD	5 20 32 44 56 67 80 93	-	Power	Positive supply for I/O and some logic.
	VDDA	7	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation.
	VDDC	38 86	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Table 21-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	SSI0Clk	28	I/O	TTL	SSI module 0 clock.
	SSI0Fss	29	I/O	TTL	SSI module 0 frame.
	SSIORx	30	1	TTL	SSI module 0 receive.
	SSIOTX	31	0	TTL	SSI module 0 transmit.
	SSI1Clk	1 42	I/O	TTL	SSI module 1 clock.
	SSI1Fss	2 43	I/O	TTL	SSI module 1 frame.
	SSI1Rx	3 40	I	TTL	SSI module 1 receive.
	SSI1Tx	4 41	0	TTL	SSI module 1 transmit.
	SSI2Clk	79 92	I/O	TTL	SSI module 2 clock.
SSI	SSI2Fss	78 91	I/O	TTL	SSI module 2 frame.
	SSI2Rx	77	I	TTL	SSI module 2 receive.
	SSI2Tx	76	0	TTL	SSI module 2 transmit.
	SSI3Clk	1 16 49	I/O	TTL	SSI module 3 clock.
	SSI3Fss	2 17 48	I/O	TTL	SSI module 3 frame.
	SSI3Rx	3 18 47	I	TTL	SSI module 3 receive.
	SSI3Tx	4 19 46	0	TTL	SSI module 3 transmit.
	NMI	40 100	I	TTL	Non-maskable interrupt.
System Control & Clocks	osc0	65	1	Analog	Main oscillator crystal input or an external clock reference input.
Ciocks	osc1	66	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	63	I	TTL	System reset input.

Table 21-4. Signals by Function, Except for GPIO (continued)

Function	Pin Name	Pin Number	Pin Type	Buffer Type <sup>a</sup>	Description
	U0Rx	26	I	TTL	UART module 0 receive.
	UOTx	27	0	TTL	UART module 0 transmit.
	U1CTS	24 41	I	TTL	UART module 1 Clear To Send modem flow control input signal.
	U1DCD	42	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	U1DSR	43	I	TTL	UART module 1 Data Set Ready modem output control line.
	U1DTR	39	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	U1RI	90	I	TTL	UART module 1 Ring Indicator modem status input signal.
	U1RTS	25 40	0	TTL	UART module 1 Request to Send modem flow control output line.
	U1Rx	25 70	I	TTL	UART module 1 receive.
UART	U1Tx	24 71	0	TTL	UART module 1 transmit.
OAKI	U2Rx	74 99	I	TTL	UART module 2 receive.
	U2Tx	75 100	0	TTL	UART module 2 transmit.
	U3Rx	23	I	TTL	UART module 3 receive.
	U3Tx	22	0	TTL	UART module 3 transmit.
	U4Rx	25 68	I	TTL	UART module 4 receive.
	U4Tx	24 69	0	TTL	UART module 4 transmit.
	U5Rx	11 95	I	TTL	UART module 5 receive.
	U5Tx	96	0	TTL	UART module 5 transmit.
	U6Rx	97	I	TTL	UART module 6 receive.
	U6Tx	98	0	TTL	UART module 6 transmit.
	U7Rx	15	I	TTL	UART module 7 receive.
	U7Tx	14	0	TTL	UART module 7 transmit.
USB	USB0DM	68	I/O	Analog	Bidirectional differential data pin (D- per USB specification) for USB0.
U3B	USB0DP	69	I/O	Analog	Bidirectional differential data pin (D+ per USB specification) for USB0.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

**Table 21-5. GPIO Pins and Alternate Functions** 

Ю	Pin	Analog		Digital Function (GPIOPCTL PMCx Bit Field Encoding) <sup>a</sup>									
	F 1111	Function	1	2	3	4	5	6	7	8	9	14	15
PA0	26	-	U0Rx	-	-	-	-	-	-	-	-	-	-
PA1	27	-	U0Tx	-	-	-	-	-	-	-	-	-	-

Table 21-5. GPIO Pins and Alternate Functions (continued)

	<b>.</b>	Analog			Digi	ital Funct	ion (GPIO	PCTL PN	ICx Bit Fie	d Encodi	ng) <sup>a</sup>		
Ю	Pin	Function	1	2	3	4	5	6	7	8	9	14	15
PA2	28	-	-	SSI0Clk	-	-	-	-	-	-	-	-	-
PA3	29	-	-	SSI0Fss	-	-	-	-	-	-	-	-	-
PA4	30	-	-	SSI0Rx	-	-	-	-	-	-	-	-	-
PA5	31	-	-	SSIOTx	-	-	-	-	-	-	-	-	-
PA6	34	-	-	-	I2C1SCL	-	-	-	-	-	-	-	-
PA7	35	-	-	-	I2C1SDA	-	-	-	-	-	-	-	-
PB0	70	-	U1Rx	-	-	-	-	-	T2CCP0	-	-	-	-
PB1	71	-	U1Tx	-	-	-	-	-	T2CCP1	-	-	-	-
PB2	72	-	-	-	I2C0SCL	-	-	-	T3CCP0	-	-	-	-
PB3	73	-	-	-	I2C0SDA	-	-	-	T3CCP1	-	-	-	-
PB4	92	AIN10	-	SSI2Clk	-	-	-	-	T1CCP0	CAN0Rx	-	-	-
PB5	91	AIN11	-	SSI2Fss	-	-	-	-	T1CCP1	CAN0Tx	-	-	-
PC0	85	-	TCK SWCLK	-	-	-	-	-	T4CCP0	-	-	-	_
PC1	84	-	TMS SWDIO	-	-	-	-	-	T4CCP1	-	-	-	-
PC2	83	-	TDI	-	-	-	-	-	T5CCP0	-	-	-	-
PC3	82	-	TDO SWO	-	-	-	-	-	T5CCP1	-	-	-	-
PC4	25	C1-	U4Rx	U1Rx	-	-	-	-	WT0CCP0	U1RTS	-	-	-
PC5	24	C1+	U4Tx	U1Tx	-	-	-	-	WT0CCP1	U1CTS	-	-	-
PC6	23	C0+	U3Rx	-	-	-	-	-	WT1CCP0	-	-	-	-
PC7	22	C0-	U3Tx	-	-	-	-	-	WT1CCP1	-	-	-	-
PD0	1	AIN15	SSI3Clk	SSI1Clk	I2C3SCL	-	-	-	WT2CCP0	-	-	-	-
PD1	2	AIN14	SSI3Fss	SSI1Fss	I2C3SDA	-	-	-	WT2CCP1	-	-	-	-
PD2	3	AIN13	SSI3Rx	SSI1Rx	-	-	-	-	WT3CCP0	-	-	-	-
PD3	4	AIN12	SSI3Tx	SSI1Tx	-	-	-	-	WT3CCP1	-	-	-	-
PD4	97	AIN7	U6Rx	-	-	-	-	-	WT4CCP0	-	-	-	-
PD5	98	AIN6	U6Tx	-	-	-	-	-	WT4CCP1	-	-	-	-
PD6	99	AIN5	U2Rx	-	-	-	-	-	WT5CCP0	-	-	-	-
PD7	100	AIN4	U2Tx	-	-	-	-	-	WT5CCP1	NMI	-	-	-
PE0	15	AIN3	U7Rx	-	-	-	-	-	-	-	-	-	-
PE1	14	AIN2	U7Tx	-	-	-	-	-	-	-	-	-	-
PE2	13	AIN1	-	-	-	-	-	-	-	-	-	-	-
PE3	12	AIN0	-	-	-	-	-	-	-	-	-	-	-
PE4	95	AIN9	U5Rx	-	I2C2SCL	-	-	-	-	CAN0Rx	-	-	-
PE5	96	AIN8	U5Tx	-	I2C2SDA	-	-	-	-	CAN0Tx	-	-	-
PE6	89	AIN21	-	-	-	-	-	-	-	-	-	-	-
PE7	90	AIN20	U1RI	-	-	-	-	-	-	-	-	-	-
PF0	40	-	U1RTS	SSI1Rx	CAN0Rx	-	-	-	T0CCP0	NMI	C0o	TRD2	-
PF1	41	-	U1CTS	SSI1Tx	-	-	-	-	T0CCP1	-	C1o	TRD1	-

Table 21-5. GPIO Pins and Alternate Functions (continued)

Ю	Pin	Analog			Digi	tal Funct	ion (GPIO	PCTL PN	ICx Bit Fiel	d Encodi	ng) <sup>a</sup>		
10	PIII	Function	1	2	3	4	5	6	7	8	9	14	15
PF2	42	-	U1DCD	SSI1Clk	-	-	-	-	T1CCP0	-	C20	TRD0	-
PF3	43	-	U1DSR	SSI1Fss	CAN0Tx	-	-	-	T1CCP1	-	-	TRCLK	-
PF4	39	-	U1DTR	-	-	-	-	-	T2CCP0	-	-	TRD3	-
PF5	37	-	-	-	-	-	-	-	T2CCP1	-	-	-	-
PF6	36	-	-	-	I2C2SCL	-	-	-	T3CCP0	-	-	-	-
PF7	58	-	-	-	I2C2SDA	-	-	-	T3CCP1	-	-	-	-
PG0	62	-	-	-	I2C3SCL	-	-	-	T4CCP0	-	-	-	LPC0PD
PG1	61	-	-	-	I2C3SDA	-	-	-	T4CCP1	-	-	-	LPC0SCI
PG2	60	-	-	-	I2C4SCL	-	-	-	T5CCP0	-	-	-	LPC0CLKRUN
PG3	59	-	-	-	I2C4SDA	-	-	-	T5CCP1	-	-	-	-
PG4	74	-	U2Rx	-	I2C1SCL	-	-	-	WT0CCP0	-	-	-	-
PG5	75	-	U2Tx	-	I2C1SDA	-	-	-	WT0CCP1	-	-	-	-
PG6	87	C2+	-	-	I2C5SCL	-	-	-	WT1CCP0	-	-	-	-
PG7	88	C2-	-	-	I2C5SDA	-	-	-	WT1CCP1	-	-	-	-
PH0	16	AIN16	-	SSI3Clk	-	-	-	-	WT2CCP0	-	-	-	-
PH1	17	AIN17	-	SSI3Fss	-	-	-	-	WT2CCP1	-	-	-	-
PH2	18	AIN18	-	SSI3Rx	-	-	-	-	WT5CCP0	-	-	-	-
РН3	19	AIN19	-	SSI3Tx	-	-	-	-	WT5CCP1	-	-	-	-
PH4	79	-	-	SSI2Clk	-	-	-	-	WT3CCP0	-	-	-	-
PH5	78	-	-	SSI2Fss	-	-	-	-	WT3CCP1	-	-	-	-
РН6	77	-	-	SSI2Rx	-	-	-	-	WT4CCP0	-	-	-	-
PH7	76	-	-	SSI2Tx	-	-	-	-	WT4CCP1	-	-	-	-
PJ0	68	USB0DM	U4Rx	-	-	-	-	-	T1CCP0	-	-	-	-
PJ1	69	USB0DP	U4Tx	-	-	-	-	-	T1CCP1	-	-	-	-
PJ2	11	-	U5Rx	-	-	-	-	-	T2CCP0	-	-	-	-
PK0	49	-	-	SSI3Clk	-	-	-	-	-	-	-	-	-
PK1	48	-	-	SSI3Fss	-	-	-	-	-	-	-	-	-
PK2	47	-	-	SSI3Rx	-	-	-	-	-	-	-	-	-
PK3	46	-	-	SSI3Tx	-	-	-	-	-	-	-	-	-

a. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin. Encodings 10-13 are not used on this device.

Table 21-6. Possible Pin Assignments for Alternate Functions

# of Possible Assignments	Alternate Function	GPIO Function
	AIN0	PE3
	AIN1	PE2
	AIN10	PB4
	AIN11	PB5
	AIN12	PD3
	AIN13	PD2
	AIN14	PD1
	AIN15	PD0
	AIN16	PH0
	AIN17	PH1
	AIN18	PH2
	AIN19	PH3
	AIN2	PE1
	AIN20	PE7
	AIN21	PE6
	AIN3	PE0
	AIN4	PD7
	AIN5	PD6
_	AIN6	PD5
	AIN7	PD4
one	AIN8	PE5
Offic	AIN9	PE4
-	C0+	PC6
	C0-	PC7
	C0o	PF0
	C1+	PC5
-	C1-	PC4
-	Clo	PF1
-	C2+	PG6
-	C2-	PG7
-	C20	PF2
-	I2COSCL	PB2
-	I2COSDA	PB3
-		PG2
-	I2C4SCL	PG3
-	I2C4SDA	PG3
-	I2C5SCL	
_	I2C5SDA	PG7
_	LPCOCLKRUN	PG2
_	LPC0PD	PG0
	LPC0SCI	PG1
	SSI0Clk	PA2

Table 21-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	SSI0Fss	PA3
	SSI0Rx	PA4
	SSIOTx	PA5
	SSI2Rx	PH6
	SSI2Tx	PH7
	SWCLK	PC0
	SWDIO	PC1
	SWO	PC3
	T0CCP0	PF0
	TOCCP1	PF1
	TCK	PC0
	TDI	PC2
	TDO	PC3
	TMS	PC1
	TRCLK	PF3
	TRD0	PF2
	TRD1	PF1
	TRD2	PF0
	TRD3	PF4
	UORx	PA0
	UOTx	PA1
	U1DCD	PF2
	U1DSR	PF3
	U1DTR	PF4
	U1RI	PE7
	U3Rx	PC6
	U3Tx	PC7
	U5Tx	PE5
	U6Rx	PD4
	U6Tx	PD5
	U7Rx	PE0
	U7Tx	PE1
	USB0DM	PJ0
	USB0DP	PJ1

Table 21-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	I2C1SCL	PA6 PG4
	I2C1SDA	PA7 PG5
	I2C2SCL	PE4 PF6
	I2C2SDA	PE5 PF7
	I2C3SCL	PD0 PG0
	I2C3SDA	PD1 PG1
	NMI	PD7 PF0
	SSI1Clk	PD0 PF2
	SSI1Fss	PD1 PF3
	SSI1Rx	PD2 PF0
	SSI1Tx	PD3 PF1
	SSI2Clk	PB4 PH4
	SSI2Fss	PB5 PH5
	T2CCP1	PB1 PF5
	T3CCP0	PB2 PF6
	T3CCP1	PB3 PF7
	T4CCP0	PC0 PG0
	T4CCP1	PC1 PG1
	T5CCP0	PC2 PG2
	T5CCP1	PC3 PG3
two	U1CTS	PC5 PF1
	U1RTS	PC4 PF0
	UlRx	PB0 PC4
	UlTx	PB1 PC5
	U2Rx	PD6 PG4
	U2Tx	PD7 PG5
	U4Rx	PC4 PJ0
	U4Tx	PC5 PJ1
	U5Rx	PE4 PJ2
	WT0CCP0	PC4 PG4
	WT0CCP1	PC5 PG5
	WT1CCP0	PC6 PG6
	WT1CCP1	PC7 PG7
	WT2CCP0	PD0 PH0
	WT2CCP1	PD1 PH1
	WT3CCP0	PD2 PH4
	WT3CCP1	PD3 PH5
	WT4CCP0	PD4 PH6
	WT4CCP1	PD5 PH7
	WT5CCP0	PD6 PH2
	WT5CCP1	PD7 PH3

Table 21-6. Possible Pin Assignments for Alternate Functions (continued)

# of Possible Assignments	Alternate Function	GPIO Function
	CAN0Rx	PB4 PE4 PF0
	CAN0Tx	PB5 PE5 PF3
	SSI3Clk	PD0 PH0 PK0
	SSI3Fss	PD1 PH1 PK1
three	SSI3Rx	PD2 PH2 PK2
	SSI3Tx	PD3 PH3 PK3
	T1CCP0	PB4 PF2 PJ0
	T1CCP1	PB5 PF3 PJ1
	T2CCP0	PB0 PF4 PJ2

# 21.1 Connections for Unused Signals

Table 21-7 on page 1189 show how to handle signals for functions that are not used in a particular system implementation for devices that are in a 100-pin LQFP package. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics. If a module is not used in a system, and its inputs are grounded, it is important that the clock to the module is never enabled by setting the corresponding bit in the **RCGCx** register.

Table 21-7. Connections for Unused Signals (100-Pin LQFP)

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
GPIO	All unused GPIOs	-	NC	GND
	HIB	51	NC	NC
Hibernate	VBAT	55	NC	VDD
	WAKE	50	NC	GND
	XOSC0	52	NC	GND
	XOSC1	54	NC	NC
	GNDX	53	GND	GND
No Connects	NC	-	NC	NC
	OSC0	65	NC	GND
System Control	OSC1	66	NC	NC
	RST	63	Pull up as shown in Figure 5-1 on page 209	Connect through a capacitor to GND as close to pin as possible
USB	USB0DM	68	NC	GND
000	USB0DP	69	NC	GND

# 22 Operating Characteristics

**Table 22-1. Temperature Characteristics** 

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T <sub>A</sub>	-40 to +85	°C
Unpowered storage temperature range	T <sub>S</sub>	-65 to +150	°C

### **Table 22-2. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	$\Theta_{JA}$	50 <sup>b</sup>	°C/W
Junction temperature, -40 to +125 <sup>c</sup>	T <sub>J</sub>	$T_A + (P \cdot \Theta_{JA})$	°C
Maximum power dissipation	Р	560 <sup>d</sup>	mW

a. Junction to ambient thermal resistance  $\theta_{JA}$  numbers are determined by a package simulator.

Table 22-3. ESD Absolute Maximum Ratings<sup>a</sup>

Parameter Name	Min	Nom	Max	Unit
V <sub>ESDHBM</sub>	-	-	2.0	kV
V <sub>ESDCDM</sub>	-	-	500	V

a. All Stellaris<sup>®</sup> parts are ESD tested following the JEDEC standard.

b. Preliminary.

c. Power dissipation is a function of temperature.

d. Preliminary, pending characterization.

## 23 Electrical Characteristics

### 23.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Device reliability may be adversely affected by exposure to absolute-maximum ratings for extended periods.

**Note:** The device is not guaranteed to operate properly at the maximum ratings.

Table 23-1. Maximum Ratings

Parameter	Parameter Name <sup>a</sup>	•	Unit	
Farameter	raiameter Name	Min	Max	Oilit
$V_{DD}$	V <sub>DD</sub> supply voltage	0	4	V
V <sub>DDA</sub>	V <sub>DDA</sub> supply voltage	0	4	V
V <sub>BAT</sub>	V <sub>BAT</sub> battery supply voltage	0	4	V
	Input voltage <sup>b</sup>	-0.3	5.5	V
V <sub>IN</sub>	Input voltage for PB0 and PB1 when configured as GPIO	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>GPIOMAX</sub>	Maximum current per output pin	-	25	mA
I <sub>NON</sub>	Maximum current into or out of a non-power pin when the microcontroller is unpowered	-	pending <sup>c</sup>	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (see "Connections for Unused Signals" on page 1189).

# 23.2 Recommended Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the  $V_{OL}$  value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package with the total number of high-current GPIO outputs not exceeding four for the entire package.

Table 23-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>DD</sub>	V <sub>DD</sub> supply voltage	2.97	3.3	3.63	V
$V_{DDA}$	V <sub>DDA</sub> supply voltage	2.97	3.3	3.63	V
V <sub>DDC</sub>	V <sub>DDC</sub> supply voltage	1.08	1.2	1.32	V
V <sub>IH</sub>	High-level input voltage	2.1	-	5.0	V

b. Applies to static and dynamic signals including overshoot.

c. Pending characterization.

Table 23-2. Recommended DC Operating Conditions (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.2	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V
	High-level source current, V <sub>OH</sub> =2.4 V		,		
	2-mA Drive	2.0	-	-	mA
ЧОН	4-mA Drive	4.0		mA	
	8-mA Drive	8.0	-	-	mA
	Low-level sink current, V <sub>OL</sub> =0.4 V				
	2-mA Drive	2.0	-	-	mA
I <sub>OL</sub>	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
	8-mA Drive, V <sub>OL</sub> =1.2 V	18.0	-	-	mA

**Table 23-3. GPIO Current Restrictions** 

Parameter	Parameter Name	Min	Nom	Max	Unit
I <sub>MAXL</sub>	Cumulative maximum GPIO current per side, left <sup>a</sup>	-	-	70 <sup>b</sup>	mA
I <sub>MAXB</sub>	Cumulative maximum GPIO current per side, bottoma	-	-	70 <sup>b</sup>	mA
I <sub>MAXR</sub>	Cumulative maximum GPIO current per side, right <sup>a</sup>	-	-	75 <sup>b</sup>	mA
I <sub>MAXT</sub>	Cumulative maximum GPIO current per side, top <sup>a</sup>	-	-	70 <sup>b</sup>	mA

a. Sum of sink and source current for GPIOs as shown in Table 23-4 on page 1192.


**Table 23-4. GPIO Package Side Assignments** 

Side	GPIOs
Left	PC[4-7], PD[0-3], PE[0-3], PH[0-3], PJ[2-3]
Bottom	PA[0-7], PF[0-5], PK[0-3]
Right	PB[0-3], PF7, PG[0-5], PJ[0-1]
Тор	PB[4-5], PC[0-3], PD[4-7], PE[4-7], PG[6-7], PH[4-7]

### 23.3 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements.

Figure 23-1. Load Conditions



b. Preliminary, pending characterization.

# 23.4 JTAG and Boundary Scan

**Table 23-5. JTAG Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	F <sub>TCK</sub>	TCK operational clock frequency <sup>a</sup>	0	-	10	MHz
J2	T <sub>TCK</sub>	TCK operational clock period	100	-	-	ns
J3	T <sub>TCK_LOW</sub>	TCK clock Low time	-	t <sub>TCK</sub>	-	ns
J4	T <sub>TCK_HIGH</sub>	TCK clock High time	-	t <sub>TCK</sub>	-	ns
J5	T <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	T <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	T <sub>TMS_SU</sub>	TMS setup time to TCK rise	8	-	-	ns
J8	T <sub>TMS_HLD</sub>	TMS hold time from TCK rise	4	-	-	ns
J9	T <sub>TDI_SU</sub>	TDI setup time to TCK rise	18	-	-	ns
J10	T <sub>TDI_HLD</sub>	TDI hold time from TCK rise	4	-	-	ns
		TCK fall to Data Valid from High-Z, 2-mA drive		13	35	ns
		TCK fall to Data Valid from High-Z, 4-mA drive		9	26	ns
J11	T <sub>TDO_ZDV</sub>	TCK fall to Data Valid from High-Z, 8-mA drive	-	8	26	ns
		TCK fall to Data Valid from High-Z, 8-mA drive with slew rate control		10	29	ns
		TCK fall to Data Valid from Data Valid, 2-mA drive		14	20	ns
		TCK fall to Data Valid from Data Valid, 4-mA drive		10	26	ns
J12	T <sub>TDO_DV</sub>	TCK fall to Data Valid from Data Valid, 8-mA drive	-	8	21	ns
		TCK fall to Data Valid from Data Valid, 8-mA drive with slew rate control		10	26	ns
		TCK fall to High-Z from Data Valid, 2-mA drive		7	16	ns
J13		TCK fall to High-Z from Data Valid, 4-mA drive	-	7	16	ns
	T <sub>TDO_DVZ</sub>	TCK fall to High-Z from Data Valid, 8-mA drive		7	16	ns
		TCK fall to High-Z from Data Valid, 8-mA drive with slew rate control		8	19	ns

a. A ratio of at least 8:1 must be kept between the system clock and  ${\tt TCK}.$ 

Figure 23-2. JTAG Test Clock Input Timing




Figure 23-3. JTAG Test Access Port (TAP) Timing

### 23.5 Power and Brown-Out

**Table 23-6. Power Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
P1	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time	-	-	8	ms
P2	V	Power-On Reset threshold (rising edge)	pending <sup>a</sup>	2.92 <sup>b</sup>	pending	V
	V <sub>TH</sub>	Power-On Reset threshold (falling edge)	pending	2.35 <sup>b</sup>	pending	V
		Brown-Out Reset threshold (rising edge)	pending	2.92 <sup>b</sup>	pending	V
P3	V <sub>BTH</sub>	Brown-Out Reset threshold (falling edge)	pending	2.92 <sup>b</sup>	pending	V
P4	T <sub>POR</sub>	Power-On Reset timeout	-	-	500	μs
P5	T <sub>BOR</sub>	Brown-Out Reset timeout	1	-	_c	μs

a. Pending characterization.

b. Preliminary, pending characterization.

c. After the minimum timeout, BOR stays active as long as the power supply is below V<sub>BTH</sub>. The voltage level is checked every clock cycle after the initial countdown completes. BOR is deasserted on the next clock cycle after the BOR condition goes away.





Figure 23-4. Power-On and Brown-Out Reset and Voltage Parameters

Figure 23-5. Brown-Out Reset Timing



### 23.6 Reset

**Table 23-7. Reset Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset (RST pin)	20	-	_a	μs
R2	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset	-	1	-	μs
R3	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset	-	1	-	μs
R4	T <sub>IRMFR</sub>	Internal reset timeout after MOSC failure reset	-	1	-	μs

Table 23-7. Reset Characteristics (continued)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R5	T <sub>MIN</sub>	Minimum RST pulse width	100	-	-	ns

a. After the minimum timeout, internal reset stays active as long as the  $\overline{\mathtt{RST}}$  pin is asserted, and is released when the  $\overline{\mathtt{RST}}$  pin is deasserted.

Figure 23-6. External Reset Timing (RST)




Figure 23-7. Software Reset Timing




Figure 23-8. Watchdog Reset Timing





Figure 23-9. MOSC Failure Reset Timing



## 23.7 On-Chip Low Drop-Out (LDO) Regulator

**Table 23-8. LDO Regulator Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
LDO	External filter capacitor size for internal power supply <sup>a</sup>	2.5	-	4.0	μF
ESR	Filter capacitor equivalent series resistance	10	-	100	mΩ

Table 23-8. LDO Regulator Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
ESL	Filter capacitor equivalent series inductance	-	-	0.5	nH
$V_{LDO}$	LDO output voltage	1.08	1.2	1.32	V
I <sub>INRUSH</sub>	Inrush current	50	-	250	mA

a. The capacitor should be connected as close as possible to pin 86.

### 23.8 Clocks

The following sections provide specifications on the various clock sources and mode.

### 23.8.1 PLL Specifications

The following tables provide specifications for using the PLL.

Table 23-9. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>REF_XTAL</sub>	Crystal reference	5 <sup>a</sup>	-	25	MHz
F <sub>REF_EXT</sub>	External clock reference <sup>a</sup>	5 <sup>a</sup>	-	25	MHz
F <sub>PLL</sub>	PLL frequency <sup>b</sup>	-	400	-	MHz
	PLL lock time, enabling the PLL	-	-	512 * (N+1) <sup>c</sup>	reference clocks <sup>d</sup>
T <sub>READY</sub>	PLL lock time, changing the XTAL field in the RCC/RCC2 register or changing the OSCSRC between MOSC and PIOSC		-	128 * (N+1) <sup>c</sup>	reference clocks <sup>d</sup>

a. If the PLL is not used, the minimum input frequency can be 4 MHz.

Table 23-10 on page 1197 shows the actual frequency of the PLL based on the crystal frequency used (defined by the XTAL field in the **RCC** register).

Table 23-10. Actual PLL Frequency

XTAL	Crystal Frequency (MHz)	MINT	MFRAC	Q	N	PLL Multiplier	PLL Frequency (MHz)	Error
0x09	5.0	0x50	0x0	0x0	0x0	80	400	-
0x0A	5.12	0x9C	0x100	0x0	0x1	156.25	400	-
0x0B	6.0	0xC8	0x0	0x0	0x2	200	400	-
0x0C	6.144	0xC3	0x140	0x0	0x2	195.3125	400	-
0x0D	7.3728	0xA2	0x30A	0x0	0x2	162.7598	399.9984	0.0004%
0x0E	8.0	0x32	0x0	0x0	0x0	50	400	-
0x0F	8.192	0xC3	0x140	0x0	0x3	195.3125	400	-
0x10	10.0	0x50	0x0	0x0	0x1	80	400	-
0x11	12.0	0xC8	0x0	0x0	0x5	200	400	-
0x12	12.288	0xC3	0x140	0x0	0x5	195.3125	400	-
0x13	13.56	0xB0	0x3F6	0x0	0x5	176.9902	399.9979	0.0005%

b. PLL frequency is automatically calculated by the hardware based on the  $\mathtt{XTAL}$  field of the RCC register.

c. N is the value in the  ${\tt N}$  field in the <code>PLLFREQ1</code> register.

d. A reference clock is the clock period of the crystal being used, which can be MOSC or PIOSC. For example, a 16-MHz crystal connected to MOSC yields a reference clock of 62.5 ns.

Table 23-10. Actual PLL Frequency (continued)

XTAL	Crystal Frequency (MHz)	MINT	MFRAC	Q	N	PLL Multiplier	PLL Frequency (MHz)	Error
0x14	14.318	0xC3	0x238	0x0	0x6	195.5547	399.9982	0.0005%
0x15	16.0	0x32	0x0	0x0	0x1	50	400	-
0x16	16.384	0xC3	0x140	0x0	0x7	195.3125	400	-
0x17	18	0xC8	0x0	0x0	0x8	200	400	-
0x18	20	0x50	0x0	0x0	0x3	80	400	-
0x19	24	0x32	0x0	0x0	0x2	50	400	-
0x1A	25	0x50	0x0	0x0	0x4	80	400	-

### 23.8.2 PIOSC Specifications

**Table 23-11. PIOSC Clock Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>PIOSC25</sub>	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C	-	±0.25% <sup>a</sup>	±1% <sup>a</sup>	-
F <sub>PIOSCT</sub>	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 °C, across specified temperature range	-	-	±3% <sup>a</sup>	-
F <sub>PIOSCUCAL</sub>	Internal 16-MHz precision oscillator frequency variance, user calibrated at a chosen temperature	-	±0.25% <sup>a</sup>	±1% <sup>a</sup>	-

a. Preliminary, pending characterization.

### 23.8.3 Internal 30-kHz Oscillator Specifications

Table 23-12. 30-kHz Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>IOSC30KHZ</sub>	Internal 30-KHz oscillator frequency	10 <sup>a</sup>	30	50 <sup>a</sup>	KHz

a. Preliminary, pending characterization.

### 23.8.4 Hibernation Clock Source Specifications

**Table 23-13. HIB Oscillator Input Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>HIBOSC</sub>	Parallel resonance frequency	-	32.768	-	KHz
C <sub>1</sub> , C <sub>2</sub>	External load capacitance on XOSC0, XOSC1 pinsa	12	-	24	pF
C <sub>PKG</sub>	Device package stray shunt capacitance <sup>a</sup>	-	0.5	-	pF
C <sub>PCB</sub>	PCB stray shunt capacitance <sup>a</sup>	-	0.5	-	pF
C <sub>0</sub>	Crystal shunt capacitance <sup>a</sup>	-	3	-	pF
C <sub>SHUNT</sub>	Total shunt capacitance <sup>a</sup>	-	-	4	pF
ESR	Crystal effective series resistance, OSCDRV = 0 <sup>b</sup>	-	-	50	kΩ
LSK	Crystal effective series resistance, OSCDRV = 1 <sup>b</sup>	-	-	75	kΩ
DL	Oscillator output drive level	-	-	0.25	μW
T <sub>START</sub>	Oscillator startup time, when using a crystal <sup>c</sup>	-	600	pending <sup>d</sup>	ms

Table 23-13. HIB Oscillator Input Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>IH</sub>	CMOS input high level, when using an external oscillator <sup>e</sup>	Supply - 0.4	-	Supply	V
V <sub>IL</sub>	CMOS input low level, when using an external oscillator	GND	-	GND + 0.4	V
V <sub>HYS</sub>	CMOS input buffer hysteresis, when using an external oscillator	-	600	-	mV
DC <sub>HIBOSC_EXT</sub>	External clock reference duty cycle	45	-	55	%

a. See information below table.

The load capacitors added on the board,  $C_1$  and  $C_2$ , should be chosen such that the following equation is satisfied (see Table 23-13 on page 1198 for typical values).

■ C<sub>L</sub> = load capacitance specified by crystal manufacturer

$$C_L = (C_1 C_2)/(C_1 + C_2) + C_{PKG} + C_{PCB}$$

- C<sub>SHUNT</sub> = C<sub>PKG</sub> + C<sub>PCB</sub> + C<sub>0</sub> (total shunt capacitance seen across XOSC0, XOSC1)
- lacksquare  $C_{PKG}$ ,  $C_{PCB}$  as measured across the XOSC0, XOSC1 pins excluding the crystal
- Clear the OSCDRV bit in the Hibernation Control (HIBCTL) register for  $C_{1,2} \le 18$  pF; set the OSCDRV bit for  $C_{1,2} > 18$  pF.
- C<sub>0</sub> = Shunt capacitance of crystal specified by the crystal manufacturer

### 23.8.5 Main Oscillator Specifications

**Table 23-14. Main Oscillator Input Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
F <sub>MOSC</sub>	Parallel resonance frequency	4 <sup>a</sup>	-	25	MHz
C <sub>1</sub> , C <sub>2</sub>	External load capacitance on OSC0, OSC1 pins <sup>b</sup>	12	-	24	pF
C <sub>PKG</sub>	Device package stray shunt capacitance <sup>b</sup>	-	0.5	-	pF
C <sub>PCB</sub>	PCB stray shunt capacitance <sup>b</sup>	-	0.5	-	pF
C <sub>0</sub>	Crystal shunt capacitance <sup>bc</sup>	-	4	-	pF
C <sub>SHUNT</sub>	Total shunt capacitance <sup>b</sup>	-	-	4	pF
	Crystal effective series resistance, 4 MHz <sup>dc</sup>	-	-	300	Ω
	Crystal effective series resistance, 6 MHz <sup>dc</sup>	-	-	200	Ω
ESR	Crystal effective series resistance, 8 MHz <sup>dc</sup>	-	-	130	Ω
ESK	Crystal effective series resistance, 12 MHz <sup>dc</sup>	-	-	120	Ω
	Crystal effective series resistance, 16 MHz <sup>dc</sup>	-	-	100	Ω
	Crystal effective series resistance, 25 MHz <sup>dc</sup>	-	-	50	Ω
DL	Oscillator output drive level <sup>e</sup>	-	-	OSC <sub>PWR</sub>	mW

1199

b. Crystal ESR specified by crystal manufacturer.

c. Oscillator startup time is specified from the time the oscillator is enabled to when it reaches a stable point of oscillation such that the internal clock is valid.

d. Pending characterization.

e. Maximum  $V_{IH}$  is relative to the larger of  $\mathtt{V}_\mathtt{DD}$  or  $\mathtt{V}_\mathtt{BAT}.$ 

Table 23-14. Main Oscillator Input Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
T <sub>START</sub>	Oscillator startup time, when using a crystal <sup>f</sup>	-	-	18	ms
V <sub>IH</sub>	CMOS input high level, when using an external oscillator	0.65 * V <sub>DD</sub>	-	$V_{DD}$	V
V <sub>IL</sub>	CMOS input low level, when using an external oscillator	GND	-	0.35 * V <sub>DD</sub>	V
V <sub>HYS</sub>	CMOS input buffer hysteresis, when using an external oscillator	150	-	-	mV
DC <sub>HIBOSC_EXT</sub>	External clock reference duty cycle	45	-	55	%

a. 5 MHz is the minimum when using the PLL.

The load capacitors added on the board,  $C_1$  and  $C_2$ , should be chosen such that the following equation is satisfied (see Table 23-14 on page 1199 for typical values).

- C<sub>L</sub> = load capacitance specified by crystal manufacturer
- $C_L = (C_1 C_2)/(C_1 + C_2) + C_{STRAY}$
- Arr  $C_{STRAY} = C_{PKG} + C_{PCB}$  (equivalent shunt cap as seen by the oscillator)
- C<sub>PKG</sub>, C<sub>PCB</sub> = Shunt capacitance between XOSC0, XOSC1 due to package and boardPCB stray parasitics
- C<sub>0</sub> = Shunt capacitance of crystal specified by the crystal manufacturer

Table 23-15. Supported MOSC Crystal Frequencies<sup>a</sup>

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL			
0x00-0x5	rese	rved			
0x06	4 MHz	reserved			
0x07	4.096 MHz	reserved			
0x08	4.9152 MHz	reserved			
0x09	5 MHz	(USB)			
0x0A	5.12	MHz			
0x0B	6 MHz	(USB)			
0x0C	6.144	MHz			
0x0D	7.372	8 MHz			
0x0E	8 MHz	(USB)			
0x0F	8.192	MHz			
0x10	10.0 MH	10.0 MHz (USB)			
0x11	12.0 MF	Iz (USB)			

b. See information below table.

c. Crystal vendors can be contacted to confirm these specifications are met for a specific crystal part number if the vendors generic crystal datasheet show limits outside of these specifications.

d. Crystal ESR specified by crystal manufacturer.

e. OSC<sub>PWR</sub> = (2 \* pi \* F<sub>P</sub> \* C<sub>L</sub> \* 2.5)<sup>2</sup> \* ESR / 2. MOSC is capable of supplying over 1 mW of power. The maximum power delivered to the crystal is based on the C<sub>L</sub>, F<sub>P</sub> and ESR parameters of the crystal in the circuit as calculated by the OSC<sub>PWR</sub> equation. Ensure that the value calculated for OSC<sub>PWR</sub> does not exceed the crystal's drive-level maximum.

f. Oscillator startup time is specified from the time the oscillator is enabled to when it reaches a stable point of oscillation such that the internal clock is valid.

Table 23-15. Supported MOSC Crystal Frequencies (continued)

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
0x12	12.288	3 MHz
0x13	13.56	MHz
0x14	14.3181	18 MHz
0x15	16.0 MHz (rese	et value)(USB)
0x16	16.384	1 MHz
0x17	18.0 MH	z (USB)
0x18	20.0 MH	z (USB)
0x19	24.0 MH	z (USB)
0x1A	25.0 MH	z (USB)

a. Frequencies that may be used with the USB interface are indicated in the table.

#### 23.8.6 **System Clock Specification with ADC Operation**

Table 23-16. System Clock Characteristics with ADC Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
Sysauc	System clock frequency when the ADC module is operating (when PLL is bypassed). <sup>a</sup>	15.9952	16	16.0048	MHz

a. Clock frequency (plus jitter) must be stable inside specified range. ADC can be clocked from the PLL, directly from an external clock source, or from the PIOSC, as long as frequency absolute precision is inside specified range.

#### 23.8.7 **System Clock Specification with USB Operation**

Table 23-17. System Clock Characteristics with USB Operation

Parameter	Parameter Name	Min	Nom	Max	Unit
oyouob	System clock frequency when the USB module is operating (note that MOSC must be the clock source, either with or without using the PLL)	30	-	-	MHz

#### **Sleep Modes** 23.9

Table 23-18. Sleep Modes AC Characteristics<sup>a</sup>

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
	T <sub>WAKE_S</sub>	Time to wake from interrupt in sleep mode <sup>b</sup>	-	-	2	system clocks
D1	_	Time to wake from interrupt in deep-sleep mode, using PIOSC for both Run mode and Deep-sleep mode <sup>bc</sup>	-	1.25	-	μs
T <sub>WAKE_DS</sub>		Time to wake from interrupt in deep-sleep mode, using PIOSC for Run mode and IOSC for Deep-sleep mode mode <sup>cb</sup>	-	350	-	μs
D2	T <sub>WAKE_PLL_DS</sub>	Time to wake from interrupt in deep-sleep mode when using the PLL <sup>b</sup>	-	-	T <sub>READY</sub>	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

b. Specified from registering the interrupt to first instruction.

c. If the main oscillator is used for run mode, add the main oscillator startup time, T<sub>START</sub>.

### 23.10 Hibernation Module

The Hibernation module requires special system implementation considerations because it is intended to power down all other sections of its host device, refer to "Hibernation Module" on page 496.


**Table 23-19. Hibernation Module Battery Characteristics** 

Parameter	Parameter Name	Min	Nominal	Max	Unit
V <sub>BAT</sub>	Battery supply voltage	1.8	3.0	3.6	V
	Low battery detect voltage, VBATSEL=0x0	1.85	1.9	1.95	V
\ \ \	Low battery detect voltage, VBATSEL=0x1	2.05	2.1	2.15	V
V <sub>LOWBAT</sub>	Low battery detect voltage, VBATSEL=0x2	2.25	2.3	2.35	V
	Low battery detect voltage, VBATSEL=0x3	2.45	2.5	2.55	V

**Table 23-20. Hibernation Module AC Characteristics** 

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H1	$T_{WAKE}$	WAKE assertion time	100	-	-	ns
H2	T <sub>WAKE_TO_HIB</sub>	$\overline{\mathtt{WAKE}}$ assert to $\overline{\mathtt{HIB}}$ desassert (wake up time)	-	-	31	μs
НЗ	$T_{VDD\_RAMP}$	V <sub>DD</sub> ramp to 3.0 V	-	Depends on characteristics of power supply	-	μs
H4	T <sub>VDD_CODE</sub>	V <sub>DD</sub> at 3.0 V to internal POR deassert; first instruction executes	-	-	500	μs

Figure 23-10. Hibernation Module Timing



## 23.11 Flash Memory and EEPROM

**Table 23-21. Flash Memory Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>	100,000	-	-	cycles
T <sub>RET</sub>	Data retention, -40°C to +85°C	10	-	-	years
T <sub>PROG64</sub>	Program time for double-word-aligned 64 bits of data <sup>b</sup>	30	50	150 <sup>c</sup>	μs
т	Page erase time, <1k cycles endurance	2	25	-	ms
T <sub>ERASE</sub>	Page erase time, 100k cycles endurance	-	-	100 <sup>c</sup>	ms
T <sub>ME</sub>	Mass erase time, <1k cycles endurance	70	200	-	ms
'ME	Mass erase time, 100k cycles endurance	-	-	900	ms

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

Table 23-22. EEPROM Characteristics<sup>a</sup>

Parameter	Parameter Name	Min	Nom	Max	Unit
EPE <sub>CYC</sub>	Number of guaranteed mass program/erase cycles of a single word before failure <sup>b</sup>	500,000	-	-	cycles
ET <sub>RET</sub>	Data retention, -40°C to +85°C	10	-	-	years
	Program time for 32 bits of data - space available	-	110	600	μs
	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer has space and less than 10% of EEPROM endurance used	-	30	-	ms
ET <sub>PROG</sub>	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer has space and greater than 90% of EEPROM endurance used	-	-	900	ms
	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer requires an erase and less than 10% of EEPROM endurance used	-	60	-	ms
	Program time for 32 bits of data - requires a copy to the copy buffer, copy buffer requires an erase and greater than 90% of EEPROM endurance used	-	-	1800	ms
ET <sub>READ</sub>	Read access time	-	4	-	system clocks
ЕТ	Mass erase time, <1k cycles endurance	70	200	-	ms
ET <sub>ME</sub>	Mass erase time, 100k cycles endurance	-	-	900	ms

a. Because the EEPROM operates as a background task and does not prevent the CPU from executing from Flash memory, the operation will complete within the maximum time specified provided the EEPROM operation is not stalled by a Flash memory program or erase operation.

### 23.12 GPIO Module

**Note:** All GPIOs are 5-V tolerant, except PB0 and PB1. See "Signal Description" on page 647 for more information on GPIO configuration.

b. If programming fewer than 64 bits of data, the programming time is the same. For example, if only 32 bits of data need to be programmed, the other 32 bits are masked off.

c. The memory controller will complete the operation within this specified maximum. It is possible under extreme conditions on previous endurance cycling that a verification failure flag will be issued upon completion. In the event that this flag is generated, issue the same operation again to extend the high-voltage operation.

b. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

**Table 23-23. GPIO Module Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>GPIOPU</sub>	GPIO internal pull-up resistor	13	20	30	kΩ
R <sub>GPIOPD</sub>	GPIO internal pull-down resistor	13	20	35	kΩ
1	GPIO input leakage current, V <sub>IN</sub> = 3.3 V ± 10% <sup>a</sup>	-	-	1.0	μA
I <sub>LKG</sub>	GPIO input leakage current, V <sub>IN</sub> = 5.0 V <sub>IN</sub> ± 10% <sup>a</sup>	-	-	60	μA
	GPIO Rise Time, 2-mA drive <sup>b</sup>		14 <sup>c</sup>	pending <sup>d</sup>	ns
т	GPIO Rise Time, 4-mA drive <sup>b</sup>		6 <sup>c</sup>	pending	ns
$T_{GPIOR}$	GPIO Rise Time, 8-mA drive <sup>b</sup>	-	4 <sup>c</sup>	pending	ns
	GPIO Rise Time, 8-mA drive with slew rate control		5 <sup>c</sup>	pending	ns
	GPIO Fall Time, 2-mA drive <sup>e</sup>		20 <sup>c</sup>	pending	ns
<b>-</b>	GPIO Fall Time, 4-mA drive <sup>e</sup>		9 <sup>c</sup>	pending	ns
T <sub>GPIOF</sub>	GPIO Fall Time, 8-mA drive <sup>e</sup>	-	4 <sup>c</sup>	pending	ns
	GPIO Fall Time, 8-mA drive with slew rate control <sup>e</sup>		6 <sup>c</sup>	pending	ns

a. The leakage current is measured with GND or VDD applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

## 23.13 Analog-to-Digital Converter (ADC)

Table 23-24. ADC Electrical Characteristics<sup>a</sup>

Parameter	Parameter Name	Min	Nom	Max	Unit
POWER SUPP	PLY REQUIREMENTS				
$V_{DDA}$	ADC supply voltage	2.9	3.3	3.6	V
GNDA	ADC ground voltage	-	0	-	V
VDDA / GNDA	VOLTAGE REFERENCE				
C <sub>REF</sub>	Voltage reference decoupling capacitance	-	0.1 // 0.01 <sup>b</sup>	-	μF
EXTERNAL VO	DLTAGE REFERENCE INPUT				
V <sub>REF+</sub>	Positive external voltage reference for ADC, when VREF field in the <b>ADCCTL</b> register is not $0x0^c$ -	2.4	V <sub>DDA</sub>	$V_{DDA}$	V
V <sub>REF-</sub>	Negative external voltage reference for ADC, when $\forall REF$ field in the <b>ADCCTL</b> register is not $0x0^c$	GNDA	GNDA	0.3	V
I <sub>VREF</sub>	Current on VREF+ input, using external V <sub>REF+</sub> = 3.3 V	-	330.5	440	μA
I <sub>LVREF</sub>	DC leakage current on VREF+ input when external VREF disabled	-	-	2.0	μA
C <sub>REF</sub>	External reference decoupling capacitance <sup>c</sup>	-	0.1 // 0.01 <sup>d</sup>	-	μF
ANALOG INPL	JT				

b. Time measured from 20% to 80% of  $\ensuremath{V_{DD}}.$ 

c. Preliminary, pending characterization.

d. Pending characterization.

e. Time measured from 80% to 20% of  $V_{DD}$ .


Table 23-24. ADC Electrical Characteristics (continued)

Parameter	Parameter Name	Min	Nom	Max	Unit
	Single-ended, full- scale analog input voltage, internal reference <sup>ef</sup>	0	-	V <sub>DDA</sub>	V
V	Differential, full-scale analog input voltage, internal reference <sup>eg</sup>	-V <sub>DDA</sub>	-	V <sub>VDDA</sub>	V
V <sub>ADCIN</sub>	Single-ended, full-scale analog input voltage, external reference <sup>cf</sup>	V <sub>REFA-</sub>	-	V <sub>REFA+</sub>	V
	Differential, full-scale analog input voltage, external reference <sup>ch</sup>	- (V <sub>REFA+</sub> - V <sub>REFA-</sub> )	-	V <sub>REFA+</sub> - V <sub>REFA-</sub>	V
Ι <u></u>	ADC input leakage current <sup>i</sup>	-	-	2.0	μA
R <sub>ADC</sub>	ADC equivalent input resistance	-	-	2.5	kΩ
C <sub>ADC</sub>	ADC equivalent input capacitance	-	-	10	pF
R <sub>S</sub>	Analog source resistance <sup>i</sup>	-	-	500	Ω
SAMPLING D	YNAMICS			'	1
F <sub>ADC</sub>	ADC conversion clock frequency	-	16	-	MHz
F <sub>CONV</sub>	ADC conversion rate	'	1	·	MSPS
T <sub>S</sub>	ADC sample time	-	250	-	ns
T <sub>C</sub>	ADC conversion time	'	1	<u>'</u>	μs
T <sub>LT</sub>	Latency from trigger to start of conversion	-	2	-	ADC clocks
SYSTEM PER	FORMANCE <sup>kl</sup>	'		•	•
N	Resolution		12		bits
INL	Integral nonlinearity error, over full input range	-	±1.5	pending <sup>m</sup>	LSB
DNL	Differential nonlinearity error, over full input range	-	±0.8	±1.0	LSB
E <sub>O</sub>	Offset error	-	±1.0	pending	LSB
E <sub>G</sub>	Gain error <sup>n</sup>	-	±2.0	pending	LSB
E <sub>T</sub>	Total unadjusted error, over full input range <sup>o</sup>	-	±3.5	pending	LSB
TEMPERATU	RE SENSOR	'		•	1
V <sub>TSENS</sub>	Temperature sensor voltage, junction temperature 25 °C	-	1.633	-	V
S <sub>TSENS</sub>	Temperature sensor slope, ambient temperature40 °C to 85 °C	-	-13.3	-	mV/°C
E <sub>TSENS</sub>	Temperature sensor accuracy, ambient temperature40 °C to 85 °C <sup>p</sup>	-	-	±5	°C

- a. At ambient temperature= -40 °C to 85 °C,  $V_{REF}$ = 3.3V,  $F_{ADC}$ =16 MHz unless otherwise noted.
- b. Two capacitors in parallel.
- c. Assumes external filtering network between VREF+ and VREF- as shown in Figure 23-11 on page 1206. External reference noise level must be under 12bit (-74 dB) of Full Scale input, over input bandwidth, measured at VREF+ VREF-.
- d. Two capacitors in parallel.
- e. Internal reference is connected directly between  $V_{DDA}$  and GNDA (VREFi =  $V_{DDA}$  GNDA). Dynamic characteristics can not be ensured when internal reference is used due to potential high noise coupling through  $V_{DDA}$ . Use only when data can be averaged over many samples. Internal reference voltage is selected when VREF field in the **ADCCTL** register is 0x0.
- f.  $V_{ADCIN} = V_{INP} V_{INN}$
- g. With signal common mode as V<sub>DDA</sub>/2.
- h. With signal common mode as  $(V_{REF+} + V_{REF-}/2)$ .

- i. As shown in Figure 23-12 on page 1207, R<sub>ADC</sub> is the total equivalent resistance in the input line all the way up to the sampling node at the input of the ADC.
- j. See "System Clock Specification with ADC Operation" on page 1201 for full ADC clock frequency specification.
- k. Low noise environment is assumed in order to obtain values close to spec. Board must have good ground isolation between analog and digital grounds, a clean reference voltage is assumed, and input signal must be bandlimited to Nyquist bandwidth. No anti-aliasing filter is provided internally.
- I. ADC static measurements taken by averaging over several samples. At least 20-sample averaging is assumed to obtain expected typical or maximum spec values.
- m. Pending characterization.
- n. Gain error is measured at max code after compensating for offset. Gain error is equivalent to "Full Scale Error." It can be given in % of slope error, or in LSB, as done here.
- o. Total Unadjusted Error is the maximum error at any one code versus the ideal ADC curve. It includes all other errors (offset error, gain error and INL) at any given ADC code.
- p. Note that this parameter does not include ADC error.

Figure 23-11. ADC External Reference Filtering






Figure 23-12. ADC Input Equivalency Diagram

# 23.14 Synchronous Serial Interface (SSI)

**Table 23-25. SSI Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	T <sub>CLK_PER</sub>	SSIC1k cycle time <sup>a</sup>	40	-	-	ns
S2	T <sub>CLK_HIGH</sub>	SSIC1k high time	-	0.5	-	t clk_per
S3	T <sub>CLK_LOW</sub>	SSIC1k low time	-	0.5	-	t clk_per
S4	T <sub>CLKRF</sub>	SSIC1k rise/fall time <sup>b</sup>	-	4	pending <sup>c</sup>	ns
S5	T <sub>DMD</sub>	Data from master valid delay time	0	-	1	system clocks
S6	T <sub>DMS</sub>	Data from master setup time	1	-	-	system clocks
S7	T <sub>DMH</sub>	Data from master hold time	2	-	-	system clocks
S8	T <sub>DSS</sub>	Data from slave setup time	1	-	-	system clocks
S9	T <sub>DSH</sub>	Data from slave hold time	2	-	-	system clocks

a. In master mode, the system clock must be at least twice as fast as the SSIClk; in slave mode, the system clock must be at least 6 times faster than the SSIClk.

b. Note that the delays shown are using 8-mA drive strength.

c. Pending characterization.

Figure 23-13. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 23-14. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






Figure 23-15. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

# 23.15 Inter-Integrated Circuit (I<sup>2</sup>C) Interface

Table 23-26, I<sup>2</sup>C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
I1 <sup>a</sup>	T <sub>SCH</sub>	Start condition hold time	36	-	-	system clocks
I2 <sup>a</sup>	T <sub>LP</sub>	Clock Low period	36	-	-	system clocks
I3 <sup>b</sup>	T <sub>SRT</sub>	I2CSCL/I2CSDA rise time (V $_{IL}$ =0.5 V to V $_{IH}$ =2.4 V)	-	-	(see note b)	ns
I4 <sup>a</sup>	T <sub>DH</sub>	Data hold time	2	-	-	system clocks
I5 <sup>c</sup>	T <sub>SFT</sub>	<code>I2CSCL/I2CSDA</code> fall time (V $_{IH}$ =2.4 V to V $_{IL}$ =0.5 V)	-	9	10	ns
I6 <sup>a</sup>	T <sub>HT</sub>	Clock High time	24	-	-	system clocks
I7 <sup>a</sup>	T <sub>DS</sub>	Data setup time	18	-	-	system clocks
I8 <sup>a</sup>	T <sub>SCSR</sub>	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
I9 <sup>a</sup>	T <sub>SCS</sub>	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 23-16. I<sup>2</sup>C Timing



# 23.16 Universal Serial Bus (USB) Controller

The Stellaris<sup>®</sup> USB controller electrical specifications are compliant with the *Universal Serial Bus Specification Rev. 2.0* (full-speed and low-speed support). Some components of the USB system are integrated within the LM4F122E5QC microcontroller and specific to the Stellaris microcontroller design.

### 23.17 Analog Comparator

**Table 23-27. Analog Comparator Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
$V_{INP}, V_{INN}$	Input voltage range	GNDA	-	$V_{DDA}$	V
V <sub>CM</sub>	Input common mode voltage range	GNDA	-	$V_{DDA}$	V
V <sub>OS</sub>	Input offset voltage	-	±10	pending <sup>a</sup>	mV
I <sub>INP</sub> ,I <sub>INN</sub>	Input leakage current over full voltage range	-	-	2.0	μΑ
C <sub>MRR</sub>	Common mode rejection ratio	-	50	-	dB
T <sub>RT</sub>	Response time	-	-	1	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

a. Pending characterization.

**Table 23-28. Analog Comparator Voltage Reference Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>HR</sub>	Resolution high range	-	V <sub>DDA</sub> /31	-	V
R <sub>LR</sub>	Resolution low range	-	V <sub>DDA</sub> /23	-	V
A <sub>HR</sub>	Absolute accuracy high range, LSB = V <sub>DDA</sub> /31	-	-	±1/2	LSB
A <sub>LR</sub>	Absolute accuracy low range, LSB = $V_{DDA}/23$	-	-	±1/4	LSB

## 23.18 Current Consumption

### 23.18.1 Preliminary Current Consumption

The following table provides preliminary figures for current consumption while ongoing characterization is completed.

**Table 23-29. Preliminary Current Consumption** 

Parameter	Parameter Name	Conditions	Nom	Max	Unit
	Run mode 1 (Flash	V <sub>DD</sub> = 3.3 V	50	-	mA
	loop)	V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		Peripherals = All ON			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
	Run mode 1 (SRAM	V <sub>DD</sub> = 3.3 V	40	-	mA
	loop)	V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		Peripherals = All ON			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
I <sub>DD_RUN</sub>	Run mode 2 (Flash	V <sub>DD</sub> = 3.3 V	30	-	mA
	loop)	V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		Peripherals = All OFF			
		System Clock = 80 MHz (with PLL)			
	Run mode 2 (SRAM	V <sub>DD</sub> = 3.3 V	20	-	mA
	loop)	V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		Peripherals = All OFF			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
		V <sub>DD</sub> = 3.3 V	12	-	mA
		V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		Peripherals = All OFF			
		System Clock = 80 MHz (with PLL)			
		Temp = 25°C			
		V <sub>DD</sub> = 3.3 V	4.5	-	mA
		V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
DD_SLEEP	Sleep mode	Peripherals = All OFF			
		System Clock =16 MHz (with PIOSC) <sup>b</sup>			
		Temp = 25°C			
		V <sub>DD</sub> = 3.3 V	3.8	-	mA
		V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		Peripherals = All OFF			
		System Clock =1 MHz (with PIOSC/16) <sup>b</sup>			
		Temp = 25°C			

Table 23-29. Preliminary Current Consumption (continued)

Parameter	Parameter Name	Conditions	Nom	Max	Unit
I <sub>DD_DEEPSLEEP</sub>	Deep-sleep mode	V <sub>DD</sub> = 3.3 V	pending <sup>c</sup>	-	μA
		V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		Peripherals = All OFF			
		System Clock = IOSC30KHZ Temp = 25°C			
I <sub>HIB_NORTC</sub>	Hibernate mode	V <sub>BAT</sub> = 3.0 V	1.6	-	μA
	(external wake, RTC	$V_{DD} = 0 V$			
	disabled)	$V_{DDA} = 0 V$			
		Test Configuration: Typical system configuration <sup>a</sup>			
		System Clock = OFF			
		Hibernate Module = 32.768 kHz			
I <sub>HIB_RTC</sub>	Hibernate mode (RTC	V <sub>BAT</sub> = 3.0 V	1.7	-	μA
	enabled)	$V_{DD} = 0 V$			
		$V_{DDA} = 0 V$			
		Test Configuration: Typical system configuration <sup>a</sup>			
		System Clock = OFF			
		Hibernate Module = 32.768 kHz			
I <sub>HIB_VDD3ON</sub>	Hibernate mode	V <sub>BAT</sub> = 3.0 V	5.0	-	μA
	(VDD3ON mode)	V <sub>DD</sub> = 3.3 V			
		V <sub>DDA</sub> = 3.3 V			
		Test Configuration: Typical system configuration <sup>a</sup>			
		System Clock = OFF			
		Hibernate Module = 32.768 kHz			

a. Will be updated with specific details upon further characterization.

b. Note that if the MOSC is the source of the Run-mode system clock and is powered down in Sleep mode, wake time is increased by  $T_{\text{MOSC\_SETTLE}}$ .

c. Pending characterization.

# **Register Quick Reference**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
The Co	rtex-M4F	Proces	sor												
	R/W, , reset														
ite, type i	,,	(occ page	, ,				DA	ATA .							
								TA							
R1, type F	R/W, , reset	- (see page	e 70)												
							DA	ATA .							
							DA	ATA .							
R2, type F	R/W, , reset	- (see page	e 70)												
								ATA							
		,	70)				DA	ATA							
R3, type i	R/W, , reset	- (see page	9 70)				D.4	TA.							
								TA							
R4, type F	R/W, , reset	- (see page	e 70)					•							
	.,		,				DA	ATA .							
								λΤΑ							
R5, type F	R/W, , reset	- (see page	€ 70)												
							DA	λΤΑ							
							DA	λΤΑ							
R6, type F	R/W, , reset	- (see page	e 70)												
								TA .							
D7 4	D04/	(	- 70\				DA	ATA							
K7, type i	R/W, , reset	- (see page	9 70)				D.4	TA.							
								TA							
R8, type F	R/W, , reset	- (see page	e 70)												
							DA	TA.							
							DA	ATA .							
R9, type F	R/W, , reset	- (see page	e 70)												
							DA	ATA .							
							DA	TA							
R10, type	R/W, , rese	t - (see pag	ge 70)												
								TA							
R11 type	R/W, , rese	t - (see nac	ne 70)				DF	ATA							
, type	, , 1636	· (ace hay	, v v v v				D.A	λΤΑ							
								TA							
R12, type	R/W, , rese	t - (see pag	ge 70)												
							DA	λΤΑ							
							DA	λΤΑ							
SP, type F	R/W, , reset	- (see page	71)												
								P							
				70)			S	P							
LR, type I	R/W, , reset	0xFFFF.FF	FFF (see pag	ge 72)			,	AUZ							
								NK NK							
PC, type I	R/W, , reset	- (see nage	e 73)				LII	***							
, .,pa i	, , 10001	(SSS page	,				P	С							
								C							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			000 (see pa				T = 1					ı		_	
N	Z	С	V	Q	ICI	/ IT	THUMB					L	G	E	
			/ IT								ISR	NUM			
PRIMASK,	type R/W,	, reset 0x0	000.0000 (s	ee page 78	3)										
															DDIMAG
FALU TAAA	01/ 4 D/	· · · · · · · · · · · · · · · · · · ·	00000.000	2 /	- 70)										PRIMASI
FAULIMA	SK, type K/	vv, , reset	0x0000.000	(see page	e 79)							l			
															FAULTMAS
RASEPRI	tyne R/W	reset 0x0	000.0000 (s	ee nage 80	)										17102111710
JACEI III,	type ratt,	10001 020	(3	cc page oc											
									BASEPRI						
CONTROL	. type R/W.	. reset 0x	0000.0000 (	see page 8	1)										
	,			, - 3											
													FPCA	ASP	TMPL
FPSC, type	e R/W, , res	et - (see p	age 83)												1
N	Z	С	V		AHP	DN	FZ	RM	ODE						
								IDC			IXC	UFC	OFC	DZC	IOC
Cortex-	M4 Perip	herals													
System	-	SysTick	) Registe	rs											
			0, reset 0x0	000 0004											
STOTKE, U	ype R/W, O	IISEL UAU II	o, reset oxo	000.0004											COUNT
													CLK_SRC	INTEN	ENABLE
STRFI OAI	D tyne R/V	V offset Ox	(014, reset										02.1_0.10		2.0.022
JIKELOA	D, type iat	1, 011001 07	1014, 10001								RFI	OAD			
							RELO	DAD				0,12			
STCURRE	NT, type R/	WC, offset	t 0x018, res	et -											
	, ,,										CUR	RENT			
							CURR	RENT							
Cortex-l	M4 Perip	herals													
			ıpt Conti	oller (N	VIC) Red	isters									
	000.E000			· · · · · · · · · · · · · · · · · · ·	,	,									
EN0, type	R/W, offset	0x100, re	set 0x0000.	0000											
							IN	Т							
							IN	Т							
EN1, type	R/W, offset	0x104, re	set 0x0000.	0000											
							IN	Т							
							IN	Т							
EN2, type	R/W, offset	0x108, re	set 0x0000.	0000											
							IN	Т							
							IN	Т							
EN3, type	R/W, offset	0x10C, re	set 0x0000.	0000											
							IN	Т							
							IN	Т							
EN4, type	R/W, offset	0x110, res	set 0x0000.	0000											
													IN	Т	
DIS0, type	R/W, offse	t 0x180, re	eset 0x0000	0000											
							IN	Т							
							IN	T							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
	e R/W, offse			l									_	·	-
- , ,,	, , , , ,	,					11	NT							
							11	NT							
DIS2, type	e R/W, offse	et 0x188, re	eset 0x0000	0.0000											
							11	NT							
							11	NT							
DIS3, type	e R/W, offse	et 0x18C, r	eset 0x0000	0.0000											
							11	NT							
							II .	NT							
DIS4, type	e R/W, offse	et 0x190, re	eset 0x0000	.0000				1				1			
													ļ		
DE1100 /													- 11	NT	
PENDU, ty	ype R/W, of	iset ux200,	, reset ux00	00.0000			.,	NT							
								NT NT							
PEND1. ft	ype R/W, of	fset 0x204	. reset 0x00	00.000				••							
. =	, , , , , , , , , , , , , , , , , , , ,	77204	,				II.	NT							
								NT							
PEND2, ty	ype R/W, of	fset 0x208	, reset 0x00	000.0000											
							11	NT							
							11	NT							
PEND3, ty	ype R/W, of	fset 0x20C	, reset 0x00	000.0000											
							11	NT							
							11	NT							
PEND4, ty	ype R/W, of	fset 0x210	, reset 0x00	000.000											
													ll l	NT	
UNPEND	0, type R/W,	offset 0x2	280, reset 0:	x0000.0000	)										
								NT							
LINDEND	1, type R/W,	offeet Ov	29.4 rooot 0	~0000 0000	`		"	NT							
UNFEND	i, type R/vv,	, onset ux2	104, reset u	X0000.0000	,			NT							
								NT							
UNPEND	2, type R/W,	offset 0x2	288, reset 0:	x0000.0000	)										
			., ,				11	NT							
								NT							
UNPEND	3, type R/W,	offset 0x2	28C, reset 0	x0000.000	0										
							II .	NT							
							II	NT							
UNPEND4	4, type R/W,	offset 0x2	290, reset 0	×0000.0000	)										
													II	NT	
ACTIVE0,	type RO, o	ffset 0x30	0, reset 0x0	000.0000											
								NT							
ACTIVE:	type RO, o	ffent Nuga	1 roost 0=0				II	TV							
ACTIVE1,	type KU, 0	iiset UX304	+, reset uxu	000.0000			.,	NT							
								NT							
ACTIVF?	type RO, o	ffset 0x30	8. reset 0×0	000.0000				••							
	-,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-,				II.	NT							
								NT							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACTIVE3	, type RO, o	ffset 0x300	C, reset 0x0	0000.0000	1			I.				1			
							IN	IT.							
							IN	NT.							
ACTIVE4	, type RO, o	ffset 0x310	0, reset 0x0	0000.0000											
													11	NT	
PRI0, typ	e R/W, offse	et 0x400, re	set 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI1, typ	e R/W, offse	et 0x404, re	set 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI2, typ	e R/W, offse	et 0x408, re	set 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI3, typ	e R/W, offse	et 0x40C, re	eset 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI4, typ	e R/W, offse	et 0x410, re	eset 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI5, typ	e R/W, offse	et 0x414, re	eset 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI6, typ	e R/W, offse	et 0x418, re	eset 0x0000	0.0000									-		
	INTD								INTC						
	INTB								INTA						
PRI7, typ	e R/W, offse	et 0x41C, re	eset 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI8, typ	e R/W, offse	et 0x420, re	eset 0x0000	0.0000									-		
	INTD								INTC						
	INTB								INTA						
PRI9, typ	e R/W, offse	et 0x424, re	eset 0x0000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI10, ty	pe R/W, offs	set 0x428, ı	reset 0x000	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI11, ty	pe R/W, offs	set 0x42C,	reset 0x000	00.0000											
	INTD								INTC						
	INTB								INTA						
PRI12, ty	pe R/W, offs	set 0x430, ı	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI13, ty	pe R/W, offs	set 0x434, ı	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI14, ty	pe R/W, offs	set 0x438, ı	reset 0x000	00.0000											
	INTD								INTC						
	INTB								INTA						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
			reset 0x000					-	-						
, . , ,	INTD	,							INTC						
	INTB								INTA						
PRI16, ty	pe R/W, offs	set 0x440,	reset 0x000	0.0000											
-, 3	INTD								INTC						
	INTB								INTA						
PRI17, ty	pe R/W, offs	set 0x444,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI18, ty	pe R/W, offs	set 0x448,	reset 0x000	0.0000				1							
	INTD								INTC						
	INTB								INTA						
PRI19, ty	pe R/W, offs	set 0x44C,	reset 0x000	0.0000				1				1			
	INTD								INTC						
	INTB								INTA						
PRI20, ty	pe R/W, offs	set 0x450,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI21, ty	pe R/W, offs	set 0x454,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI22, ty	pe R/W, offs	set 0x458,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI23, ty	pe R/W, offs	set 0x45C,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI24, ty	pe R/W, offs	set 0x460,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI25, ty	pe R/W, offs	set 0x464,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI26, ty	pe R/W, offs	set 0x468,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI27, ty	pe R/W, offs	set 0x46C,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI28, ty	pe R/W, offs	set 0x470,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI29, ty	pe R/W, offs	set 0x474,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI30, ty	pe R/W, offs	set 0x478,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						
PRI31, ty	pe R/W, offs	set 0x47C,	reset 0x000	0.0000											
	INTD								INTC						
	INTB								INTA						

04	20	00	00	0.7	00	05	0.4	l 00	00	04	00	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
		set 0x480, r		L	10		0		0	3	-			· '	0
o <u>-</u> , .yp	INTD	JC1 UX-10U, 1	COUL OXOGO						INTC						
	INTB								INTA						
SWTRIG.	type WO. c	ffset 0xF00	), reset 0x0	000.0000				l				l			
	,,,														
											IN	TID			
Cortex-	M4 Peri	nherals													
System		Block (	SCB) Re	gisters											
ACTLR, ty	pe R/W, of	fset 0x008,	reset 0x00	000.000											
						DISOOFP	DISFPCA						DISFOLD	DISWBUF	DISMCYC
CPUID, ty	pe RO, offs	set 0xD00, i	reset 0x410	F.C241											
			IN	ΙP					VA	AR			C	NC	
					PAR	TNO							R	EV	
INTCTRL,	type R/W,	offset 0xD0	04, reset 0x	0000.0000											
NMISET			PENDSV	UNPENDSV	PENDSTSET	PENDSTCLR		ISRPRE	ISRPEND				VEC	PEND	
	VECI	PEND		RETBASE							VEC	ACT			
VTABLE, 1	type R/W, c	offset 0xD0	8, reset 0x0	0000.0000											
		BASE							OFFSET						
		OFF	SET												
APINT, typ	e R/W, off	set 0xD0C,	reset 0xFA	05.0000											
							VEC.	TKEY							
ENDIANESS						PRIGROUF	)						SYSRESREQ	VECTCLRACT	VECTRESET
SYSCTRL	, type R/W,	offset 0xD	10, reset 0	x0000.0000											
											SEVONPEND		SLEEPDEEP	SLEEPEXIT	
CFGCTRL	, type R/W	, offset 0xD	14, reset 0	x0000.0200	)										
						STKALIGN	BFHFNMIGN				DIV0	UNALIGNED		MAINPEND	BASETHR
SYSPRI1,	type R/W,	offset 0xD1	8, reset 0x	0000.0000											
									USAGE						
	BUS								MEM						
SYSPRI2,		offset 0xD1	C, reset 0x	(0000.0000				ı							
	SVC														
SYSPRI3,		offset 0xD2	u, reset 0x	0000.0000				I	DENBOY						
	TICK								PENDSV						
everne	TDI 4:	DAN -#- 1	04D04 =		0000			<u> </u>	DEBUG						
STOHNDO	,ıK∟, type	R/W, offset	UXD24, res	set uxuuu0. 	0000								LICAGE	DUO	N4=N4
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA	USAGE	BUSA	MEMA
							IVION	SVCA				USGA		DUSA	IVICIVIA
FAULISIA	ι, type R/\	N1C, offset	. ux⊔∠8, res	ьеι ∪x∪∪∪0. 	0000	DIVO	LINIALION					NOOD	INIVEC	INIVOTAT	UNDEF
BFARV		RI SPEDD	BSTKE	BUSTKE	IMPRE	DIV0 PRECISE	UNALIGN	MMARV		MI SPEDD	MSTKE	NOCP MUSTKE	INVPC	INVSTAT DERR	IERR
	TAT time 5					FREUISE	IDUS	IVIIVIARV		IVILOPERK	IVIOINE	WOSINE		DEKK	IERK
DBG	FORCED	k/W1C, offs	et uxD2C, i	eset uxuuu	0.0000										
DBG	FURUED													VECT	
MMADDD	tune Darr	offeet Out	24 #0==4											VECT	
WINADDK,	, type R/VV,	offset 0xD	J-+, 1€5€L -				۸۵	DR							
								DR							
							AD	DK							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
FAULTADI	DR, type R/	W, offset 0	xD38, reset	t -											
							AD	DR							
							AD	DR							
Cortex-	M4 Perip	herals													
-			t (MPU) F	Register	s										
	E000.E000														
MPUTYPE	, type RO,	offset 0xD	90, reset 0x	.0080.0000				ı							
			DREG								IRE	GION			OFPARATE
MDUCTRI	tuno B/M	offeet Ov	094, reset 0		`										SEPARATE
WIFUCIKL	, type R/vv,	Oliset OXL	J34, Teset U	X0000.0000	,										
													PRIVDEFEN	HFNMIENA	ENABLE
MPUNUMI	BER, type F	R/W, offset	0xD98, res	et 0x0000.(	0000										
														NUMBER	
MPUBASE	E, type R/W	, offset 0xl	D9C, reset 0	)x0000.000	0										
							AD	DR							
					ADDR						VALID			REGION	
MPUBASE	E1, type R/V	V, offset 0	dDA4, reset	0x0000.00	00										
					ADDD		AD	DR			VALID			DECION	
MDUDACE	-2 time D/V	V -ff4 0:	·DAC =====	. 0000 00	ADDR						VALID			REGION	
WPUBASE	=2, type K/V	v, onset u	dAC, reset	. UXUUUU.UU	100		ΔΓ	DR							
					ADDR		AL	DIX			VALID			REGION	
MPUBASE	E3, type R/V	V, offset 0	DB4, reset	0x0000.00											
		<u> </u>					AD	DR							
					ADDR						VALID			REGION	
MPUATTR	type R/W,	offset 0xE	A0, reset 0	x0000.0000	)							•	_		
			XN			AP					TEX		S	С	В
			SF	₹D								SIZE			ENABLE
MPUATTR	1, type R/W	, offset 0x	DA8, reset	0x0000.000	00										
			XN			AP					TEX		S	С	В
			SF									SIZE			ENABLE
MPUALIK	2, type R/W	v, orrset ux	DB0, reset	UXUUUU.UUL	JU	AP					TEX		S	С	В
			SF	RD.		AF					IEX	SIZE	3	C	ENABLE
MPUATTR	3, type R/W	/, offset 0x	DB8, reset		00										
			XN			AP					TEX		S	С	В
			SF	₹D								SIZE			ENABLE
Cortex-	M4 Perip	herals													
Floating	g-Point L	Jnit (FPI	J) Regist	ters											
Base 0xE	E000.E000	)													
CPAC, typ	e R/W, offs	et 0xD88,	reset 0x000	0.0000											
								С	P11	CI	P10				
		et 0xF34, r	eset 0xC00	0.0000											
ASPEN	LSPEN						MONBRY		BEDDY	MMPDY	HEDDY	THREAD		LICED	LODACT
EDCA 4:	o P/M off-	ot OvE20	rosot				MONRDY		BFRDY	MMRDY	HFRDY	THREAD		USER	LSPACT
. год, цур	e R/W, offs	⊎ι υ <b>ΧΓ</b> 30, Ι	-361 -				ADD	RESS							
						ADDRESS		55							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FPDSC, ty	pe R/W, of	fset 0xF3C	, reset 0x0	000.0000											
					AHP	DN	FZ	RM	ODE						
System	Control			•											
•	00F.E000														
	RO, offset		ent (see n	200 220)											
ыьо, туре	KO, Olise	VER	set - (see p	aye 229)							CL	ASS			
		VER	MA	JOR								NOR			
DID4 4											IVIII	NOR			
DID1, type	RO, offset		set - (see p	age 231)											
	VE				F/	AM						TNO			
	PINCOUNT								TEMP		PI	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, res	et 0x007F.	<b>007F</b> (see p	age 233)										
							SRA	AMSZ							
							FLAS	SHSZ							
DC1, type	RO, offset	0x010, res	et 0x1103.2	2FFF (see p	age 234)										
			WDT1			CAN1	CAN0			PWM1	PWM0			ADC1	ADC0
	MINS	YSDIV		MAXAD	C1SPD	MAXAD	COSPD	MPU	HIB	TEMPSNS	PLL	WDT0	SWO	SWD	JTAG
DC2, type	RO, offset	0x014, res	et 0x070F.	5037 (see p	age 237)										
	EPI0		1280		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
I2C1HS	I2C1	I2C0HS	I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
DC3. type	RO. offset	0x018. res	et 0xBFFF.	.7FC0 (see	page 240)										
32KHZ	, , , , , , ,	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
PWMFAULT	C2O		C2MINUS	C10	C1PLUS	C1MINUS	C0O		COMINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
				F1FF (see		0		00. 200	0011111100			1			
DC4, type	EPHY0	UXU IC, IES	1	(366	page 244)		F1500						DICAL		
CCD7		LIDMA	EMAC0				E1588	CDIOLL	CDIOC	CDIOE	CDIOE	CDIOD	PICAL	CDIOD	CDIOA
CCP7	CCP6	UDMA	ROM				GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DC5, type	RO, offset	0x020, res	et 0x0000.	<b>0000</b> (see p											
				PWMFAULT3	PWMFAULT2	PWMFAULT1	PWMFAULT0			PWMEFLT					
								PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
DC6, type	RO, offset	0x024, res	et 0x0000.	<b>0011</b> (see p	age 249)										
											USB0PHY			US	SB0
DC7, type	RO, offset	0x028, res	et 0xFFFF.	FFFF (see	page 250)										
	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16
DMACH15	DMACH14	DMACH13	DMACH12	DMACH11	DMACH10	DMACH9	DMACH8	DMACH7	DMACH6	DMACH5	DMACH4	DMACH3	DMACH2	DMACH1	DMACHO
DC8, type	RO, offset	0x02C, res	et 0xFFFF.	.FFFF (see	page 253)			•							
ADC1AIN15	ADC1AIN14	ADC1AIN13	ADC1AIN12	ADC1AIN11	ADC1AIN10	ADC1AIN9	ADC1AIN8	ADC1AIN7	ADC1AIN6	ADC1AIN5	ADC1AIN4	ADC1AIN3	ADC1AIN2	ADC1AIN1	ADC1AIN0
ADC0AIN15	ADC0AIN14	ADC0AIN13	ADC0AIN12	ADC0AIN11	ADC0AIN10	ADC0AIN9	ADC0AIN8	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
				×0000.0000			-	1		-		1			-
			, , , , , , ,		, , , , = 30	,									
														BORIOR	
SBCD0 4-	ne PO off	eat OvO40	reset 0×00	00.0000 (se	e nage 257	)								23111011	
JNORU, IY	pe KO, OII	JGL UXU4U,		(Se	c paye 207		CANO				D\A/8.40			AD04	4000
			WDT1			CAN1	CAN0		LUD		PWM0	WIDTO		ADC1	ADC0
									HIB			WDT0			
SRCR1, ty	pe RO, off	set 0x044,	reset 0x00	00.0000 (se											
					COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		12C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UART0
SRCR2, ty	pe RO, off	set 0x048,	reset 0x00	00.0000 (se	e page 262	)									
															USB0
		UDMA					GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RIS, type F	RO, offset	0x050, rese	et 0x0000.0	000 (see pa	age 264)										
RIS, type F	RO, offset	0x050, rese	et 0x0000.0	000 (see pa	age 264)										



RCC, type RW, offset 0x060 , reset 0x0780.3051 (see page 272)  ACG SYSDIV USESYSDIV OCCUR.  PWIRDIN BYPASS XTAL OCCSRC IS IOSCIDIS MOSCI GPIOHBCTL, type RW, offset 0x06C, reset 0x000.7E00 (see page 276)  CRC2, type RW, offset 0x06C, reset 0x000.7E00 (see page 276)  USERVEX PWIRDIN BYPASS OCCUR.  PORTH POR	15 14 13 12 11 10 9 8 7 6 5 4  IMC, type R/W, offset 0x054, reset 0x0000.0000 (see page 266)  MISC, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 268)  MISC, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 268)  MISC, type R/W, offset 0x056, reset 0x0000.0000 (see page 268)  RESC, type R/W, offset 0x056, reset 0x0000.0000 (see page 272)  ACG SYSDIV USESYSDIV USESYSDIV USESYSDIV USESYSDIV PWRDN BYPASS XTAL OSCSRC  GPIOHBCTL, type R/W, offset 0x060, reset 0x0000.7E00 (see page 276)  PORTK PORTJ PORTH PORTG PORTF PORT PORTG PORTF PORTG PORTG PORTF PORTG PORTF PORTG PORTF PORTG PORTF PORTG PORTF PORTG PORTG PORTF PORTG	MOFIM  MOFMIS  WDTO	BOR	BORIM  BORMIS  POR  IOSCDIS  PORTB	MOSCFAIL EXT
Micro   Septembro   Septembr	Misc, type R/W, offset 0x054, reset 0x0000.0000 (see page 266)   Misc, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 268)   Misc, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 268)   Misc, type R/W, offset 0x056, reset 0x0000.0000 (see page 268)   Misc, type R/W, offset 0x056, reset 0x0000.0000 (see page 270)   Misc, type R/W, offset 0x056, reset 0x0000.0000 (see page 270)   Misc, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   Misc, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   Misc, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   Misc, type R/W, offset 0x060, reset 0x0000.7E00 (see page 276)   Misc, type R/W, offset 0x060, reset 0x0000.7E00 (see page 276)   Misc, type R/W, offset 0x060, reset 0x0000.0E00 (see page 276)   Misc, type R/W, offset 0x070, reset 0x0000.0E00 (see page 276)   Misc, type R/W, offset 0x070, reset 0x0000.0E00 (see page 281)   Misc, type R/W, offset 0x070, reset 0x0000.0E00 (see page 282)   Misc, type R/W, offset 0x070, reset 0x0000.0E00 (see page 282)   Misc, type R/W, offset 0x070, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x010, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x100, reset 0x0000.0E00 (see page 283)   Misc, type R/W, offset 0x	MOFMIS  WDTO  TE PORTD	BOR	BORMIS  BORMIS  POR  IOSCDIS  PORTB	MOSCFAIL EXT  MOSCDIS  PORTA
MISC, type RWI, offset 0x050, reset 0x0000,0000 (see page 285)  RESC, type RWI, offset 0x050, reset (see page 270)  RECC, type RWI, offset 0x050, reset (see page 272)  RCC, type RWI, offset 0x050, reset 0x0700,0001 (see page 272)  RCC, type RWI, offset 0x050, reset 0x0700,0001 (see page 272)  RCC, type RWI, offset 0x050, reset 0x0700,0001 (see page 272)  RCC, type RWI, offset 0x050, reset 0x0700,0001 (see page 272)  RCC, type RWI, offset 0x070, reset 0x0700,0001 (see page 278)  RCC2, type RWI, offset 0x070, reset 0x0700,0001 (see page 278)  RCC2, type RWI, offset 0x070, reset 0x0700,0001 (see page 282)  MODIT	MISC, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 268)    MOSCRUPMS   USBPILLIMS   PLLLIMIS	MOFMIS  / WDT0  TE PORTD	BOR	POR IOSCDIS PORTB	MOSCDIS PORTA
MISC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   RESC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   RCC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   RCC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   PWRDN	MISC, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 268)	MOFMIS  / WDT0  TE PORTD	BOR	POR IOSCDIS PORTB	MOSCDIS PORTA
MISC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   RESC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   RCC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   RCC, type RW, offset 0x080, reset 0x0000,0000 (see page 272)   PWRDN	MISC, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 268)	MOFMIS  / WDT0  TE PORTD	BOR	POR IOSCDIS PORTB	MOSCDIS PORTA
RESC, type R/W, offset 0x05C, reset (see page 270)  RESC, type R/W, offset 0x05C, reset (see page 270)  RCC, type R/W, offset 0x05C, reset 0x0700.0001 (see page 272)  ACG SYSDIV  PWRDN SYMASS XTRL 0SCSRC 0	RESC, type R/W, offset 0x05C, reset - (see page 270)    RCC, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   ACG	WDT0  TE PORTD	BOR	POR  IOSCDIS  PORTB  MOSCIM	MOSCDIS PORTA
RESC, type RW, offset 0x08C, reset - (see page 270)  RCC, type RW, offset 0x060, reset 0x0700.0051 (see page 272)  RCC, type RW, offset 0x060, reset 0x0600.0051 (see page 272)  PVWRDN   SVYSSS   XTRL   OSCSRC   IOSCDIS MOSCI  GPIOHBCTL, type RW, offset 0x06C, reset 0x0000.0FE0 (see page 278)  PORTI	RESC, type R/W, offset 0x05C, reset - (see page 270)	WDT0  TE PORTD	BOR	POR  IOSCDIS  PORTB  MOSCIM	MOSCDIS PORTA
RESC, type RW, offset 0x08C, reset - (see page 270)  RCC, type RW, offset 0x060, reset 0x0700.0051 (see page 272)  RCC, type RW, offset 0x060, reset 0x0600.0051 (see page 272)  PVWRDN   SVYSSS   XTRL   OSCSRC   IOSCDIS MOSCI  GPIOHBCTL, type RW, offset 0x06C, reset 0x0000.0FE0 (see page 278)  PORTI	RESC, type R/W, offset 0x05C, reset - (see page 270)	WDT0  TE PORTD	BOR	POR  IOSCDIS  PORTB  MOSCIM	MOSCDIS PORTA
Companies   Comp	RCC, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   RCC, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   RCC, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   RCC, type R/W, offset 0x060, reset 0x0000.7E00 (see page 276)   RCC, type R/W, offset 0x060, reset 0x0000.7E00 (see page 276)   RCC, type R/W, offset 0x070, reset 0x0700.5810 (see page 276)   USERVCQ DIV400	TE PORTD	PORTC	PORTB	MOSCDIS PORTA
RCC, type R/W, offset 0x000, reset 0x0000,0000 (see page 273)  ACG SYSDIV USESYSDIV OSCSRC   ISOSDIS NOSCI  PINTENN BYPASS XTAL OSCSRC   ISOSDIS NOSCI  GPIOHBCTL, type R/W, offset 0x00C, reset 0x000C, reset 0x000	RCC, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   ACG   SYSDIV   USESYSDIV   USESYSDIV   DYNRDN   BYPASS   XTAL   OSCSRC	TE PORTD	PORTC	PORTB	MOSCDIS PORTA
RCC2, type RW, offset 0x060, reset 0x0700.3DS1 (see page 272)   PWRDN   BYPASS   XTAL   OSCSRC   IOSCDIS   MOSCIS     PWRDN   BYPASS   XTAL   OSCSRC   IOSCDIS   MOSCIS     PWRDN   BYPASS   PWRDN   PORTH   PORTH   PORTH   PORTE   PORTE   PORTD   PORTE	RCC, type R/W, offset 0x060, reset 0x0780.3D51 (see page 272)   ACG   SYSDIV   USESYSDIV   USESYSDIV   DYNRDN   BYPASS   XTAL   OSCSRC	TE PORTD	PORTC	PORTB	MOSCDIS PORTA
ACC	ACG	10		PORTB	PORTA
PWRDN	PWRDN	10		PORTB	PORTA
GPICHBCTL, type R/W, offset 0x06C, rese 0x0000_TE00 (see page 276)    PORTK   PORTJ   PORTH   PORTG   PORTF   PORTE   PORTD   PORTC   PORTB   PORTB	CAN1   CAN0   PWM   CAN1   CAN0   CAN1   C	10		PORTB	PORTA
PORTK   PORT	PORTK   PORTJ   PORTH   PORTG   PORTF   PORT	10		MOSCIM	CVAL
RCC2, type RN, offset 0x070, reset 0x0700, 6810 (see page 279)   SYSDIV2   SYSDIV2-SS   SYSDIV-SS   SYS	RCC2, type R/W, offset 0x070, reset 0x07C0.6810 (see page 279)  USERCC2 DIV400 SYSDIV2 SYSDIV2LSB OSCSRC2  MOSCCTL, type R/W, offset 0x07C, reset 0x0000.0000 (see page 282)  RCGC0, type RO, offset 0x100, reset 0x0000.0F40 (see page 283)  WDT1 CAN1 CAN0 PWN  MAXADC1SPD MAXADC0SPD HIB  RCGC1, type RO, offset 0x104, reset 0x0000.0000 (see page 286)  COMP2 COMP1 COMP0  I2C1 I2C0 QEI1 QEI0 SSI1 SSI  RCGC2, type RO, offset 0x108, reset 0x0000.0000 (see page 290)  UDMA GPIOJ GPIOH GPIOG GPIOF GPIOS  SCGC0, type RO, offset 0x110, reset 0x0000.0040 (see page 293)  WDT1 CAN1 CAN0 PWN	10		MOSCIM	CVAL
RC22, type   RV4, offset   0x970, reset   0x970   0x98	RCC2, type R/W, offset 0x070, reset 0x07C0.6810 (see page 279)  USERCC2 DIV400	10		MOSCIM	CVAL
Service   Divide	USERCC2		NOXTAL		
MSPMRN   PWRDN2   BYPASS2     OSCSRC2	USBPWRDN   PWRDN2   BYPASS2   OSCSRC2		NOXTAL		
MOSCOTE BY NO FISH 0 MOTO, reset 0 MOTO, creset 0	MOSCCTL, type R/W, offset 0x07C, reset 0x0000.0000 (see page 282)  RCGC0, type RO, offset 0x100, reset 0x0000.0F40 (see page 283)  WDT1		NOXTAL		
RCGC), type RO, offset 0x104, reset 0x0000_0xf40 (see page 28)  RGGC1, type RO, offset 0x104, reset 0x0000_0xf40 (see page 28)  RGGC1, type RO, offset 0x104, reset 0x0000_0xf40 (see page 28)  RGGC1, type RO, offset 0x104, reset 0x0000_0xf40 (see page 28)  RGGC1, type RO, offset 0x104, reset 0x0000_0xf40 (see page 286)  RGGC1, type RO, offset 0x104, reset 0x0000_0xf40 (see page 286)  RGGC2, type RO, offset 0x104, reset 0x0000_0xf40 (see page 286)  RGGC2, type RO, offset 0x104, reset 0x0000_0xf40 (see page 286)  RGGC2, type RO, offset 0x104, reset 0x0000_0xf40 (see page 286)  RGGC2, type RO, offset 0x104, reset 0x0000_0xf40 (see page 286)  RGGC2, type RO, offset 0x104, reset 0x0000_0xf40 (see page 286)  RGGC2, type RO, offset 0x104, reset 0x0000_0xf40 (see page 287)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 287)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 287)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 287)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 287)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x114, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x0000_0xf40 (see page 387)  RGGC2, type RO, offset 0x124, reset 0x00000000000000xf40 (see page 387)  RGGC2, type RO, offset 0x12	RCGC0, type RO, offset 0x100, reset 0x0000.0F40 (see page 283)    WDT1		NOXTAL		
RCGC0, type RO, offset 0x100, reset 0x0000.00F40 (see page 283)    WDT1	WDT1		NOXTAL		
RCGC0, type RO, offset 0x100, reset 0x0000.00F40 (see page 283)    WDT1	WDT1				
WDT1	WDT1			ADC1	ADC0
RCGC1, type RO, offset 0x104, reset 0x0000000000 (see page 286)   RCGC2, type RO, offset 0x104, reset 0x0000000000 (see page 286)   RCGC2, type RO, offset 0x108, reset 0x0000000000 (see page 286)   RCGC2, type RO, offset 0x108, reset 0x0000000000 (see page 287)   RCGC2, type RO, offset 0x108, reset 0x000000000 (see page 287)   RCGC2, type RO, offset 0x108, reset 0x000000000 (see page 287)   RCGC2, type RO, offset 0x108, reset 0x0000000000 (see page 287)   RCGC3, type RO, offset 0x101, reset 0x0000000000000 (see page 287)   RCGC3, type RO, offset 0x110, reset 0x00000000000000000000000000000000000	MAXADC1SPD   MAXADC0SPD   HIB   HIB   MAXADC0SPD   HIB   HIB   MAXADC0SPD   HIB   HIB   HIB   MAXADC0SPD   HIB			7,501	71500
RGGC1, type RO, offset 0x104, reset 0x000 000 000 000 0000 0000 0000 0000	RCGC1, type RO, offset 0x104, reset 0x0000.0000 (see page 286)           RCGC1, type RO, offset 0x104, reset 0x0000.0000 (see page 286)           I2C1         I2C0         QEI1         QEI0         SSI1         SSI           RCGC2, type RO, offset 0x108, reset 0x0000.0000 (see page 290)           UDMA         GPIOJ         GPIOJ         GPIOH         GPIOG         GPIOF         GPIOF           SCGC0, type RO, offset 0x110, reset 0x0000.0040 (see page 293)         CAN1         CAN0         PWM	1.1.2.1			
Marco   Marc	COMP2   COMP1   COMP0				
12C1   12C0	RCGC2, type RO, offset 0x108, reset 0x0000.0000 (see page 290)	TIMER3	TIMER2	TIMER1	TIMER0
SCGC1, type RO, offset 0x114, reset 0x0000.0000 (see page 303)   SCGC2, type RO, offset 0x124, reset 0x0000.0040 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0040 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0040 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x0000.0000 (see page 303)   SCGC3, type RO, offset 0x124, reset 0x00000000 (see page 303)   SCGC3, type RO, offset 0x124,	UDMA				UART0
Second   S	SCGC0, type RO, offset 0x110, reset 0x0000.0040 (see page 293)           WDT1         CAN1         CAN0         PWM				
SCGC0, type RO, offset 0x110, reset 0x0000.0040 (see page 293)    Note	SCGC0, type RO, offset 0x110, reset 0x0000.0040 (see page 293)           WDT1         CAN1         CAN0         PWM				USB0
March   Marc	WDT1 CAN1 CAN0 PWM	DE GPIOD	GPIOC	GPIOB	GPIOA
SCGC1, type RO, offset 0x114, reset 0x00000000000000000000000000000000000					
SCGC1, type RO, offset 0x114, reset 0x0000 (see page 296)           COMP1         COMP2         COMP0         COMP0         SSI         SSI0         TIMER3         TIMER2         TIMER1         TIMER3           SCGC2, type RO, offset 0x118, reset 0x0000 .0000 (see page 300)           SCGC2, type RO, offset 0x118, reset 0x0000 .0000 (see page 300)           SCGC2, type RO, offset 0x120, reset 0x0000 .0000 (see page 300)           DCGC0, type RO, offset 0x120, reset 0x0000 .0000 (see page 303)           DCGC1, type RO, offset 0x120, reset 0x0000 .0000 (see page 303)           DCGC1, type RO, offset 0x124, reset 0x0000 .0000 (see page 306)           DCGC1, type RO, offset 0x124, reset 0x0000 .0000 (see page 306)           DCGC2, type RO, offset 0x124, reset 0x0000 .0000 (see page 306)           DCGC2, type RO, offset 0x124, reset 0x0000 .0000 (see page 306)           DCGC2, type RO, offset 0x128, reset 0x0000 .0000 (see page 310)	LID	10		ADC1	ADC0
COMP2   COMP2   COMP0   COMP	ПІВ	WDT0			
COMP2   COMP1   COMP0   SSI1   SSI0   TIMER3   TIMER2   TIMER1   TIMER3   TIMER2   TIMER1   TIMER3	SCGC1, type RO, offset 0x114, reset 0x0000.0000 (see page 296)				
SCGC2, type RO, offset 0x118, reset 0x0000.0000 (see page 300)   SCGC2, type RO, offset 0x118, reset 0x0000.0000 (see page 300)   SCGC2, type RO, offset 0x120, reset 0x0000.0000 (see page 300)   SCGC2, type RO, offset 0x120, reset 0x0000.0000 (see page 303)   SCGC2, type RO, offset 0x120, reset 0x0000.0000 (see page 303)   SCGC2, type RO, offset 0x124, reset 0x0000.0000 (see page 306)   SCGC2, type RO, offset 0x124, reset 0x0000.0000 (see page 306)   SCGC2, type RO, offset 0x124, reset 0x0000.0000 (see page 306)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   SCGC2, type RO, offset 0x128, type RO, offse		TIMER3	TIMER2	TIMER1	TIMER0
Name	12C1   12C0   QEI1   QEI0   SSI1   SSI	0	UART2	UART1	UART0
DCGC0, type RO, offset 0x120, reset 0x0000.0040 (see page 303)   PWM0	SCGC2, type RO, offset 0x118, reset 0x0000.0000 (see page 300)	t .	-		
DCGC0, type RO, offset 0x120, reset 0x0000.0040 (see page 303)           DCGC0, type RO, offset 0x124, reset 0x0000.0000 (see page 306)         CAN1         CAN0         MIB         PWM0         MDT0         ADC1         ADC1           DCGC1, type RO, offset 0x124, reset 0x0000.0000 (see page 306)         BOM PWM0         MOT0					USB0
CAN1   CAN0	UDMA GPIOJ GPIOH GPIOG GPIOF GPIO	DE GPIOD	GPIOC	GPIOB	GPIOA
Comparigned	DCGC0, type RO, offset 0x120, reset 0x0000.0040 (see page 303)		,		
DCGC1, type RO, offset 0x124, reset 0x0000.0000 (see page 306)           COMP2         COMP1         COMP0         COMP0         SSI1         SSI0         UART2         UART1         UART1           DCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)         SSI2         SSI2         SSI0         UART2         UART1         UART2           UDMA         GPIOJ	WDT1 CAN1 CAN0 PWM	10		ADC1	ADC0
COMP2   COMP1   COMP0   TIMER3   TIMER2   TIMER1   TIMER     12C1   12C0   QEI1   QEI0   SSI1   SSI0   UART2   UART1   UART1     DCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)   UDMA   GPIOJ   GPIOH   GPIOG   GPIOF   GPIOE   GPIOD   GPIOC   GPIOB   GPIOF   GPIOD   GPIOC   GPIOB   GPIOF   GPIOF   GPIOD   GPIOC   GPIOB   GPIOF   GPI	HIB	WDT0			
12C1   12C0   QEI1   QEI0   SSI1   SSI0   UART2   UART1   UART1	DCGC1, type RO, offset 0x124, reset 0x0000.0000 (see page 306)				
DCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)           UDMA         GPIOJ         GPIOH         GPIOG         GPIOF         GPIOE         GPIOD         GPIO	COMP2 COMP1 COMP0	TIMER3	TIMER2	TIMER1	TIMER0
UDMA GPIOJ GPIOH GPIOG GPIOE GPIOD GPIOC GPIOB GPIOC	12C1   12C0   QEI1   QEI0   SSI1   SSI	0	UART2	UART1	UART0
UDMA GPIOJ GPIOH GPIOG GPIOF GPIOD GPIOC GPIOB GPIO	DCGC2, type RO, offset 0x128, reset 0x0000.0000 (see page 310)				
					USB0
	UDMA GPIOJ GPIOH GPIOG GPIOF GPIO	DE GPIOD	GPIOC	GPIOB	GPIOA
DSLPCLKCFG, type R/W, offset 0x144, reset 0x0780.0000 (see page 313)	DSLPCLKCFG, type R/W, offset 0x144, reset 0x0780.0000 (see page 313)				
DSDIVORIDE	DSDIVORIDE				
December	DSOSCSRC				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSPROF	P, type RO,	offset 0x14	IC, reset 0x	0000.3A61	(see page	315)		1							
															FPU
PIOSCCA	L, type R/W	/, offset 0x	150, reset 0	x0000.000	(see page	316)									
UTEN															
						CAL	UPDATE					UT			
PIOSCSTA	AT, type RO	, offset 0x1	154, reset 0	x0000.0040 	(see page	318)						DT			
						RF	SULT					DT CT			
PLLFREQ	0, type RO	offset 0x1	60, reset 0:	 x0000.0032	(see page										
					(***	,							MFI	RAC	
		MFF	RAC	I						MI	NT				
PLLFREQ	1, type RO	offset 0x1	64, reset 0	x0000.0001	(see page	320)									
					Q								N		
PLLSTAT,	type RO, o	ffset 0x168	3, reset 0x0	<b>000.0000</b> (s	ee page 32	21)									
DC0 4:	PO offeri	0v100 ====	ot 0v00FF (	))EE /222 -	222)										LOCK
рсэ, туре	RO, offset	UX190, res	et uxuurr.t	JUFF (see p	age 322)			ADC1DC7	ADC1DC6	ADC1DC5	ADC1DC4	ADC1DC3	ADC1DC2	ADC1DC1	ADC1DC0
													ADC0DC2		
NVMSTAT	, type RO, o	offset 0x1A	.0, reset 0x	0000.0001	see page 3	324)									
											TPSW				FWB
PPWD, ty	pe RO, offs	et 0x300, r	eset 0x000	0.0003 (see	page 325)										
														P1	P0
PPTIMER,	, type RO, c	offset 0x304	4, reset 0x0	0000.003F (	see page 3	26)						1			
										DE	P4	DO.	DO	D4	DO.
PRCPIO 1	type RO, of	feat Ov308	rosot Ov00	) )00 03EE (c.	20 220 32	8)				P5	P4	P3	P2	P1	P0
FFGFIO, I	type RO, or	iset uxsuo,	, reset uxuu		ee page 32	) 									
	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
PPDMA, t	ype RO, off	set 0x30C,	reset 0x00		ee page 33°	1)						ı		1	
															P0
PPHIB, ty	pe RO, offs	et 0x314, r	eset 0x000	0.0001 (see	page 332)										
															P0
PPUART,	type RO, of	fset 0x318	, reset 0x00	<b>000.00FF</b> (s	ee page 33	(3)									
								P7	P6	P5	P4	P3	P2	P1	P0
PPSSI for	pe RO, offs	et 0x31C =	eset OxOOO	0.000F (see	nage 335)			F7	FÜ	ΓÜ	F* <del>4</del>	1 1.9	r'Z	F.1	150
Joi, ty	, ons	J. 575 10, I	2001 04000	(566	. page 333)										
												P3	P2	P1	P0
PPI2C, typ	pe RO, offs	et 0x320, re	eset 0x0000	0.003F (see	page 337)									1	
										P5	P4	P3	P2	P1	P0
PPUSB, ty	ype RO, off	set 0x328,	reset 0x000	00.0001 (se	e page 339	)									
															P0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PPCAN, ty	ype RO, off	set 0x334,	reset 0x00	00.0001 (se	e page 340	)									
														P1	P0
PPADC, ty	pe RO, off	set 0x338,	reset 0x00	00.0003 (se	e page 341)	)									
														P1	P0
PPACMP,	type RO, of	ffset 0x330	C, reset 0x0	<b>000.0001</b> (s	ee page 34	2)									
															P0
PPPWM, t	ype RO, of	fset 0x340	, reset 0x00	000.0000 (se	ee page 343	3)									
														P1	P0
PPQEI, ty	pe RO, offs	et 0x344, r	eset 0x000	0.0000 (see	page 344)										
														P1	P0
PPEEPRO	M, type RC	), offset 0x	358, reset (	0x0000.000	1 (see page	345)									
															P0
PPWTIME	R, type RO	, offset 0x	35C, reset (	0x0000.003I	(see page	346)									
										P5	P4	P3	P2	P1	P0
SRWD, ty	pe R/W, off	set 0x500,	reset 0x00	00.0000 (se	e page 348)	)									
														R1	R0
SRTIMER	, type R/W,	offset 0x5	04, reset 0x	0000.0000	(see page 3	350)									
										R5	R4	R3	R2	R1	R0
SRGPIO, 1	type R/W, o	ffset 0x50	8, reset 0x0	000.0000 (s	see page 35	(2)									
	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
SRDMA, t	ype R/W, o	ffset 0x500	C, reset 0x0	000.0000 (s	ee page 35	5)									
															R0
SRHIB, ty	pe R/W, off	set 0x514,	reset 0x00	<b>00.0000</b> (se	e page 356	)									
															R0
SRUART,	type R/W, o	offset 0x51	8, reset 0x0	0000.0000 (	see page 35	57)									
								R7	R6	R5	R4	R3	R2	R1	R0
SRSSI, ty	pe R/W, off	set 0x51C,	reset 0x00	00.0000 (se	e page 359	)									
												R3	R2	R1	R0
SRI2C, ty	pe R/W, offs	set 0x520,	reset 0x000	00.0000 (see	e page 361)										
										R5	R4	R3	R2	R1	R0
SRUSB, ty	ype R/W, of	fset 0x528	, reset 0x00	000.0000 (se	ee page 363	3)									
															R0
SRCAN, t	ype R/W, of	fset 0x534	, reset 0x00	000.0000 (se	ee page 364	4)									
														R1	R0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SRADC, ty	pe R/W, of	fset 0x538	, reset 0x00	<b>000.0000</b> (se	ee page 360	6)									
														R1	R0
SPACMP 1	type R/W c	offeat Av53	C reset fly	0000.0000	(see nage 3	68)									
OICAOIIII , I	type idee, c	JII SEL UXSS	, 16361 0X		(see page s	.00)									
															R0
SREEPRO	M, type R/\	N, offset 0	x558, reset	0x0000.000	<b>00</b> (see pag	e 369)									
															R0
SRWTIME	R. type R/M	V. offset Ox	55C, reset	0x0000.000	00 (see pag	e 370)									
OTTO THE L	it, type for	, 011501 02			(occ pag	0010)									
										R5	R4	R3	R2	R1	R0
RCGCWD,	type R/W,	offset 0x6	00, reset 0x	c0000.0000	(see page 3	372)									
														R1	R0
RCGCTIME	ER, type R/	W. offset (	)x604. rese	t 0x0000.00	00 (see na	ge 373)								1	
	, .,pc 10	, 0.1000			(ooo pa	5.0,									
										D.C.	D4	D.C	DC	D4	D^
										R5	R4	R3	R2	R1	R0
RCGCGPI	O, type R/W	V, offset 0x	608, reset	0x0000.000	0 (see page	e 375)									
	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
RCGCDMA	A. type R/W	. offset 0x	60C. reset	0x0000.000	0 (see page	378)									
	, , , po	, 0001 0			• (ooo page	, 0. 0,									
															Do.
															R0
RCGCHIB,	type R/W,	offset 0x6	14, reset 0	k0000.0001	(see page	379)									
															R0
RCGCUAR	RT. type R/V	V. offset 0	x618. reset	0x0000.000	00 (see pag	e 380)									
		<u> </u>			`										
								R7	R6	DE	R4	D2	R2	R1	R0
								R/	Ro	R5	R4	R3	R2	KI	RU
RCGCSSI,	type R/W,	offset 0x6	1C, reset 0	x0000.0000	(see page	382)									
												R3	R2	R1	R0
RCGCI2C.	type R/W.	offset 0x62	20. reset 0x	0000.0000	(see page 3	384)									
	,				(	,									
										DE	D4	Da	Da	D4	DO
										R5	R4	R3	R2	R1	R0
RCGCUSB	s, type R/W	, offset 0x	628, reset 0	x0000.0000	(see page	386)									
															R0
RCGCCAN	I, type R/W	, offset 0x	634, reset (	x0000.0000	) (see page	387)									
	, 5,50.011	,	,		, pago	,									
														D4	D0
														R1	R0
RCGCADC	type R/W	, offset 0x	638, reset 0	0000.0000	(see page	388)									
														R1	R0
RCGCACN	/IP. type R/\	N. offset 0	x63C, reset	t 0x0000.00	00 (see par	ne 389)									
	, ., po 101	.,			- 7 (SSS pag	,- 000)									
															R0
RCGCEEP	ROM, type	R/W, offse	et 0x658, re	set 0x0000	.0000 (see	page 390)									
															R0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RCGCWT	IMER, type	R/W, offse	t 0x65C, re	set 0x0000	.0000 (see	page 391)		1							
										R5	R4	R3	R2	R1	R0
SCGCWD	, type R/W,	offset 0x70	00, reset 0x	(0000.0000	(see page	393)									
														04	00
00007114	IED 4 D	04/ -554.0	704		00 /	204)								S1	S0
SCGCTIM	IER, type R	w, onset u	JX/U4, rese	T UXUUUU.UU	(see pa	ge 394)									
										S5	S4	S3	S2	S1	S0
SCCCGD	IO, type R/V	V offeet Ov	708 reset	0~0000 000	<b>0</b> (see pag	206)				- 33	34	- 33	32	31	30
300001	io, type ia	v, onset ox	Troo, reset		(see pag	590)									
	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0
SCGCDM	A, type R/W							<u> </u>			<u> </u>		02	0.	
00000	A, type it.	, onset ox	700, 10001		(occ pag	000)									
															S0
SCGCHIB	s, type R/W,	offset 0x7	14, reset 0>	0000.0001	(see page	400)									
	,,,	22. 42.1	, =====		,,90	,									
															S0
SCGCUA	RT, type R/\	N, offset 0x	x718, reset	0x0000.000	00 (see pag	e 401)									
								S7	S6	S5	S4	S3	S2	S1	S0
SCGCSSI	, type R/W,	offset 0x71	1C, reset 0	k0000.0000	(see page	403)									
												S3	S2	S1	S0
SCGCI2C	, type R/W,	offset 0x72	20, reset 0x	0000.0000	(see page	105)									
										S5	S4	S3	S2	S1	S0
SCGCUSI	B, type R/W	, offset 0x7	728, reset 0	x0000.0000	(see page	407)									
															S0
SCGCCA	N, type R/W	, offset 0x7	734, reset 0	x0000.0000	(see page	408)									
														S1	S0
SCGCAD	C, type R/W	, offset 0x7	738, reset 0	×0000.0000	(see page	409)									
														S1	S0
SCGCAC	MP, type R/	W, offset 0	x73C, reset	0x0000.00	00 (see pa	ge 410)									
															S0
SCGCEE	PROM, type	R/W, offse	et 0x758, re	set 0x0000	.0000 (see	page 411)									
															S0
SCGCWT	IMER, type	R/W, offse	t 0x75C, re	set 0x0000.	.0000 (see	page 412)									
D00 5:::-					,	444)				S5	S4	S3	S2	S1	S0
DCGCWD	), type R/W,	offset 0x8	00, reset 0x	(0000.0000	(see page	414)									
														B.4	D.
D00					•••	115								D1	D0
DCGCTIN	IER, type R	vv, offset 0	JX804, rese	t UX0000.00	oo (see pa	ge 415)									
										D.	D.1	D2	D0	D4	D0
										D5	D4	D3	D2	D1	D0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCGCGPI	O, type R/W	, offset 0x	808, reset	0x0000.000	<b>0</b> (see page	e 417)									
	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
DCGCDM	A, type R/W						Do	D7	Во	D3	D4		DZ	Di	Во
DOGODINI	n, type tow	, onset ox	loo, reser		(see page	120)									
															D0
DCGCHIB	, type R/W,	offset 0x8	14, reset 0)	k0000.0001	(see page	421)									
			,												
															D0
DCGCUAF	RT, type R/V	V, offset 0	x818, reset	0x0000.000	00 (see pag	je 422)									
								D7	D6	D5	D4	D3	D2	D1	D0
DCGCSSI,	, type R/W,	offset 0x8	1C, reset 0	x0000.0000	(see page	424)									
												D3	D2	D1	D0
DCGCI2C,	type R/W,	offset 0x82	20, reset 0x	0000.0000	(see page 4	426)									
										D5	D4	D3	D2	D1	D0
DCGCUSE	3, type R/W,	offset 0x	328, reset 0	0000.0000	(see page	: 428)									
															D0
DCGCCAN	N, type R/W,	offeet Ov	834 rosot (	×0000 0000	) (see page	120)									DU
DOGCOAL	i, type low,	Oliset UX	554, Teset C		(see page	429)									
														D1	D0
DCGCADO	C, type R/W,	offset 0x	838. reset 0	)×0000.0000	) (see page	430)									
	-, <b>., po</b> ,	, 0.11001 0.11			(occ page	,									
														D1	D0
DCGCAC	MP, type R/V	V, offset 0	x83C, reset	t 0x0000.00	<b>00</b> (see pa	ge 431)									
															D0
DCGCEEF	PROM, type	R/W, offse	et 0x858, re	set 0x0000	.0000 (see	page 432)									
															D0
DCGCWTI	IMER, type I	R/W, offse	t 0x85C, re	set 0x0000.	.0000 (see	page 433)									
										D5	D4	D3	D2	D1	D0
PCWD, typ	pe R/W, offs	et 0x900,	reset 0x000	00.0003 (see	e page 435	)									
DOTINE	4 B.00:		24 12	0000 000	<b>/</b>	407)								P1	P0
PCTIMER,	type R/W, o	ortset 0x90	J4, reset 0x	0000.003F	(see page	437)									
										P5	P4	P3	P2	P1	P0
PCGPIO 4	type R/W, of	feat Avanc	R reent fire	000 7FFF /	see nage 4	40)				Fΰ	F <del>4</del>	F-3	ΓZ	F 1	170
i ogrio, t	ype N/VV, OI	1361 08300	, reset uxu		oce page 4	70)									
	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
PCDMA. to	ype R/W, of									-	· ·				
, ,	, , ,			(	, 5-										
															P0
PCHIB, ty	pe R/W, offs	et 0x914,	reset 0x00	00.0001 (se	e page 447	')									

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					see page 44			l	-						
,	,		,		,	-,									
								P7	P6	P5	P4	P3	P2	P1	P0
PCSSI, typ	oe R/W, offs	set 0x91C,	reset 0x000	00.000F (se	e page 452	)									
												P3	P2	P1	P0
PCI2C, typ	e R/W, offs	set 0x920, r	eset 0x000	0.003F (se	e page 454)										
										P5	P4	P3	P2	P1	P0
PCUSB, ty	pe R/W, of	fset 0x928,	reset 0x00	00.0001 (s	ee page 457	')									
															P0
PCCAN, ty	pe R/W, of	fset 0x934,	reset 0x00	<b>000.0003</b> (s	ee page 458	3)		1				1			
															D0
DOADS:	D.	f		00.0000										P1	P0
-CADC, ty	/pe K/W, of	iset UX938,	reset 0x00	ນບບ.ບບປ <b>3</b> (S	ee page 460	))									
														P1	P0
PCACMP :	tyne P/W	offset Nv02	C reset 0v	0000 0004	(see page 4	62)								1 1	0
FCACIVIF,	type K/vv, C	Jiiset uxaa	C, leset ux		(see page 4	02)									
															P0
PCEEPRO	M. type R/\	N. offset 0x	(958. reset	0x0000.00	01 (see pag	e 463)									
	, •,,,	,	,		(	,									
															P0
PCWTIME	R, type R/V	V, offset 0x	95C, reset	0x0000.000	00 (see page	e 464)									
										P5	P4	P3	P2	P1	P0
PRWD, typ	oe R/W, offs	set 0xA00,	reset 0x000	00.0000 (se	e page 467	)									
														R1	R0
PRTIMER,	type R/W,	offset 0xA0	04, reset 0x	0000.0000	(see page 4	168)									
										R5	R4	R3	R2	R1	R0
PRGPIO, t	ype R/W, o	ffset 0xA08	3, reset 0x0	000.0000 (	see page 47	(0)									
	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
PRDMA, ty	ype R/W, of	fset 0xA0C	; reset 0x0	000.0000 (:	see page 47	3)									
															DO
DDUID 4	00 D/M =#	ent Ov A 4 4	roset O-OO	00.0004./c=	ne nego 474	\									R0
гкпів, тур	Je K/W, Off	Set UXA14,	reset uxuul	00.0001 (S6	ee page 474	)									
															R0
PRUART 1	type R/W o	ffset Ov A 1	8. reset Ove	2000 0000	see page 4	75)									1.10
. Availi, I	., po 1011, 0		, 1006t UX		Jose page 4	/									
								R7	R6	R5	R4	R3	R2	R1	R0
PRSSI. tvr	oe R/W, offs	set 0xA1C.	reset 0x00	00.0000 (se	ee page 477	)		l .	-	-		<u> </u>	<u> </u>	I.	
,,,	-,			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, . J71	,									
												R3	R2	R1	R0
PRI2C, typ	e R/W, offs	set 0xA20, i	reset 0x000	00.0000 (se	e page 479)										1
- 1					/										
										R5	R4	R3	R2	R1	R0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRUSB, ty	pe R/W, of	set 0xA28	, reset 0x00	000.0000 (s	ee page 48	1)									
															R0
PRCAN, ty	pe R/W, of	set 0xA34	, reset 0x00	000.0000 (s	see page 48	2)									
														R1	R0
PRADC, ty	pe R/W, of	set 0xA38	, reset 0x00	000.0000 (s	see page 48	3)									
														R1	R0
PRACMP, t	type R/W, c	ffset 0xA3	C, reset 0x	0000.0000	(see page 4	184)									
															R0
PREEPRO	M, type R/\	V, offset 0:	xA58, reset	0x0000.00	00 (see pag	ge 485)									
															R0
PRWTIMER	R, type R/W	, offset 0x	A5C, reset	0x0000.00	00 (see pag	je 486)									
										R5	R4	R3	R2	R1	R0
System	Excepti	on Mod	ule												
Base 0x4	•														
SYSEXCRI	S, type RO	, offset 0x	000, reset 0	x0000.000	0 (see page	e 489)									
										IXCRIS	OFCRIS	UFCRIS	IOCRIS	DZCRIS	IDCRIS
SYSEXCIM	I, type R/W	, offset 0x	004, reset 0	x0000.000	0 (see page	491)									
										IXCIM	OFCIM	UFCIM	IOCIM	DZCIM	IDCIM
SYSEXCMI	IS, type RC	), offset 0x	008, reset (	0x0000.000	00 (see page	e 493)		ı				l.	1	1	
						,									
										IXCMIS	OFCMIS	UFCMIS	IOCMIS	DZCMIS	IDCMIS
SYSEXCIC	, type W1C	, offset 0x	00C, reset (	0x0000.000	00 (see pag	e 495)		ı				l.			
		<u> </u>				,									
										IXCIC	OFCIC	UFCIC	IOCIC	DZCIC	IDCIC
Hiberna	tion Mod	dulo										l			
Base 0x40		Jule													
		ffset 0x00	0, reset 0x0	000.0000 (	see page 5	09)									
,	.,,,		.,			7	RJ	rcc							
								rcc							
HIBRTCMO	), type R/W	offset 0x	004, reset 0	xFFFF.FFF	F (see page	e 510)									
		,• •A	,		, Pag	/	RT	CM0							
								CM0							
HIBRTCI D	type R/W	offset Oxi	00C, reset 0	x000n.nnn	0 (see page	511)		-							
	, ., ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,,	,	,		- (- so page		RT	CLD							
								CLD							
HIBCTI . fv	ne R/W. of	fset 0x010	, reset 0x80	00.0000 (9	see page 51	2)									
WRC	, 01	322 020 10	,		- page 01	,							OSCHYS	OSCDRV	OSCRYP
	VBAT	SEL			BATCHK	BATWKEN	VDD3ON	VABORT	CLK32EN	LOWBATEN	PINWFN	RTCWFN	2001110	HIBREQ	RTCEN
HIBIM type			eset 0x000	0.0000 (see				1				1			
	, 0113	17, 1		(36)	- page 510)										
											WC	EXTW	LOWBAT		RTCALT
HIRDIS 64	ne BO offe	ot 0v019	reset 0x000	0.000.00	e nage 510	\					***		LOWBAI		. VI JALI
i ii brio, tyj	pe RO, ons	et uxu ið,	eset uxuuu	v.uuuu (se	e page 518	)									
											14/0	EVTM	LOWERT		DTCALT
											WC	EXTW	LOWBAT		RTCALTO

31															
	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IIBMIS, ty	pe RO, off	set 0x01C,	reset 0x00	000.0000 (se	ee page 520	))									
											WC	EXTW	LOWBAT		RTCALT
IIBIC, typ	e R/W1C, c	offset 0x02	0, reset 0x(	0000.0000 (	see page 5	22)									
											WC	EXTW	LOWBAT		RTCALT
HIBRTCT,	type R/W,	offset 0x02	4, reset 0x	0000.7FFF	(see page 5	523)									
				•			TF	RIM				•			
HIBRTCSS	S, type R/W	, offset 0x	028, reset (	0x7FFF.000	0 (see page	524)									
								RTCSSM							
								RTCSSC							
HIBDATA,	type R/W,	offset 0x03	80-0x06F, re	eset - (see p	page 525)										
-,	J. ","		,	, » P	<u> </u>		R	TD							
								TD							
Intornal	Momor	,													
	Memory	•	o (El)	Control	Official										
	1 <b>emory F</b> 100F.D000		s (Flasn	Control	Offset)										
-MA, type	R/W, offse	t 0x000, re	set uxuuuu	1.0000				1				1			
															OFFSE1
							OFI	SET							
FMD, type	R/W, offse	t 0x004, re	set 0x0000	0.0000											
								ATA							
							D	ATA							
FMC, type	R/W, offse	t 0x008, re	set 0x0000	0.0000											
							WR	KEY							
												COMT	MERASE	ERASE	WRITE
															WINIE
FCRIS, typ	pe RO, offs	et 0x00C, r	eset 0x000	00.0000											William
FCRIS, typ	pe RO, offs	et 0x00C, r	reset 0x000	00.0000											With
FCRIS, typ	pe RO, offs	et 0x00C, r	reset 0x000	00.0000 ERRIS	INVDRIS	VOLTRIS							ERIS	PRIS	ARIS
	pe RO, offs	PROGRIS		ERRIS	INVDRIS	VOLTRIS							ERIS	PRIS	
		PROGRIS		ERRIS	INVDRIS	VOLTRIS							ERIS	PRIS	
		PROGRIS		ERRIS 0.0000	INVDRIS								ERIS	PRIS	ARIS
FCIM, type	e R/W, offse	PROGRIS et 0x010, re	eset 0x000	ERRIS 0.0000	INVDMASK										
FCIM, type	e R/W, offse	PROGRIS et 0x010, re	eset 0x000	ERRIS 0.0000 ERMASK	INVDMASK										ARIS
FCIM, type	e R/W, offse	PROGRIS et 0x010, re	eset 0x000	ERRIS 0.0000 ERMASK 0x0000.0000	INVDMASK	VOLTMASK									ARIS
FCIM, type	e R/W, offse	PROGRIS et 0x010, re  PROGMASK r, offset 0x1	eset 0x0000 014, reset (	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC	INVDMASK	VOLTMASK							EMASK	PMASK	ARIS
FCIM, type	e R/W, offse	PROGRIS et 0x010, re  PROGMASK r, offset 0x1	eset 0x0000 014, reset (	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC	INVDMASK	VOLTMASK	WF	KEY					EMASK	PMASK	ARIS
FCIM, type	e R/W, offse	PROGRIS et 0x010, re  PROGMASK r, offset 0x1	eset 0x0000 014, reset (	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC	INVDMASK	VOLTMASK	WF	KEY					EMASK	PMASK	ARIS AMASK AMISC
FCIM, type	e R/W, offse	PROGRIS PROGMASK Offset 0xt PROGMISC PROGMISC PROGMISC PROGMISC et 0x020, r	014, reset 0 024, reset 0	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00.0000	INVDMASK	VOLTMASK	WF	KEY					EMASK	PMASK	ARIS  AMASK  AMISC
FCIM, type	e R/W, offse	PROGRIS PROGMASK Offset 0xt PROGMISC PROGMISC PROGMISC PROGMISC et 0x020, r	014, reset 0 024, reset 0	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00.0000	INVDMASK	VOLTMASK							EMASK	PMASK	ARIS  AMASK  AMISC
FCIM, type	e R/W, offse	PROGRIS PROGMASK Offset 0xt PROGMISC PROGMISC PROGMISC PROGMISC et 0x020, r	014, reset 0 024, reset 0	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00.0000	INVDMASK	VOLTMASK	FW	/B[n]					EMASK	PMASK	ARIS
FCIM, type FCMISC, t FMC2, typ	e R/W, offso	PROGRIS PROGMASK , offset 0xi PROGMISC et 0x020, r	014, reset 0	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 0.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW						EMASK	PMASK	ARIS  AMASK  AMISC
FCIM, type FCMISC, t FMC2, typ	e R/W, offso	PROGRIS PROGMASK , offset 0xi PROGMISC et 0x020, r	014, reset 0	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW	/B[n] /B[n]					EMASK	PMASK	ARIS AMASK AMISC
FCIM, type FCMISC, t FMC2, typ	e R/W, offso	PROGRIS PROGMASK , offset 0xi PROGMISC et 0x020, r	014, reset 0	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 0.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW FW	B[n] B[n]					EMASK	PMASK	ARIS AMASK AMISC
FCMISC, t FCMISC, typ FMC2, typ	e R/W, offso	PROGRIS PROGMASK  offset 0x1 PROGMASK  progmisc et 0x020, r  offset 0x020 progmisc et 0x020 or  offset 0x020 progmisc et 0x020 or  offset 0x100 or  offset 0x10	014, reset 0 020000000000000000000000000000000000	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW FW	/B[n] /B[n]					EMASK	PMASK	ARIS AMASK AMISC
FCIM, type  FCMISC, t  FMC2, typ  FWBVAL,	e R/W, offso	PROGRIS PROGMASK  offset 0x1 PROGMASK  progmisc et 0x020, r  offset 0x020 progmisc et 0x020 or  offset 0x020 progmisc et 0x020 or  offset 0x100 or  offset 0x10	014, reset 0 020000000000000000000000000000000000	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW FW	B[n] B[n]					EMASK	PMASK	ARIS AMASK AMISC
FCMISC, t FFMC2, typ FWBVAL,	e R/W, offso	PROGRIS PROGMASK  offset 0x1 PROGMASK  progmisc et 0x020, r  offset 0x020 progmisc et 0x020 or  offset 0x020 progmisc et 0x020 or  offset 0x100 or  offset 0x10	014, reset 0 020000000000000000000000000000000000	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW FW D,	B[n] B[n] ATA ATA					EMASK	PMASK	ARIS  AMASK  AMISC
FCIM, type FCMISC, t FMC2, typ FWBVAL,	e R/W, offset  ype R/W1C  e R/W, offset  type R/W, offset  e R/W, offset  e R/W, offset	PROGRIS PROGMASK OFFSet 0x0 PROGMASK OFFSet 0x0 PROGMISC PROGMISC OFFSet 0x020, r PROGMISC OFFSet 0x020, r PROGMISC OFFSet 0x020, r	014, reset 0 014, reset 0 00, reset 0x 0x17C, reset 0x	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00000.0000 ERMISC 00000.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW FW D,	B[n] B[n]					EMASK	PMASK	ARIS AMASK AMISC
FCIM, type FCMISC, t FMC2, typ FWBVAL,	e R/W, offso	PROGRIS PROGMASK OFFSet 0x0 PROGMASK OFFSet 0x0 PROGMISC PROGMISC OFFSet 0x020, r PROGMISC OFFSet 0x020, r PROGMISC OFFSet 0x020, r	014, reset 0 014, reset 0 00, reset 0x 0x17C, reset 0x	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00000.0000 ERMISC 00000.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW FW D,	B[n] B[n] ATA ATA					EMASK	PMASK	ARIS AMASK AMISC
FCIM, type  FCMISC, t  FMC2, typ  FWBVAL,	e R/W, offset  ype R/W1C  e R/W, offset  type R/W, offset  e R/W, offset  e R/W, offset  e R/W, offset	PROGRIS PROGMASK OFFSet 0x0 PROGMASK OFFSet 0x0 PROGMISC PROGMISC OFFSet 0x020, r PROGMISC OFFSet 0x020, r PROGMISC OFFSet 0x020, r	014, reset 0 014, reset 0 00, reset 0x 0x17C, reset 0x	ERRIS 0.0000 ERMASK 0x0000.0000 ERMISC 00000.0000 ERMISC 00000.0000	INVDMASK 0 INVDMISC	VOLTMASK	FW FW D,	B[n] B[n] ATA ATA					EMASK	PMASK	ARIS  AMASK  AMISC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ROMSWM	IAP, type R	O, offset 0	xFCC, rese	0x0000.0	000										
															SAFERTO
Internal	l Memory	/													
EEPRO	M Regis	ters (EE	PROM C	ontrol (	Offset)										
Base 0x4	100A.F000	)													
EESIZE, ty	ype RO, off	set 0x000,	reset 0x00	20.0200											
										BLKCNT					
							WOR	DCNT							
EEBLOCK	K, type R/W,	offset 0x0	004, reset 0	x0000.000	0										
							BLO	OCK							
EEOFFSE	T, type R/W	, offset 0x	008, reset 0	x0000.000	00										
													OFF	SET	
EERDWR,	type R/W,	offset 0x0	10, reset -												
							VAI	LUE							
							VAI	LUE							
EERDWRI	INC, type R	/W, offset	0x014, rese	t -											
							VAI	LUE							
							VAI	LUE							
EEDONE,	type RO, o	ffset 0x018	8, reset 0x0	000.0000											
							INVPL			WRBUSY	NOPERM	WKCOPY	WKERASE		WORKING
EESUPP, 1	type R/W, o	ffset 0x01	C, reset -												
												PRETRY	ERETRY	EREQ	START
EEUNLOC	CK, type R/V	N, offset 0:	x020, reset	-											
							UNL	OCK							
							UNL	OCK							
EEPROT,	type R/W, o	ffset 0x03	0, reset 0x0	000.0000											
												ACC		PROT	
EEPASSO,	, type R/W,	offset 0x0	34, reset -												
							PA	SS							
							PA	SS							
EEPASS1,	, type R/W,	offset 0x0	38, reset -												
								SS							
							PA	SS							
EEPASS2	, type R/W,	offset 0x0	3C, reset -												
								SS							
							PA	SS							
EEINT, typ	e R/W, offs	et 0x040,	reset 0x000	0.0000											
															INT
EEHIDE, t	ype R/W, of	ffset 0x050	), reset 0x0	000.0000											
								łn							
							Hn								
EEDBGME	E, type R/W	, offset 0x	080, reset 0	x0000.000	0										
							KI	EY							
															ME

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	17	0
				0x0000.001F				1				1 -			
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		.,												
													SIZE		
Internal	Memory	1													
	_		tem Con	ntrol Offs	et)										
	00F.E000	(-)			.,										
RMCTL, ty	pe R/W1C,	offset 0x0	F0, reset -												
															BA
FMPRE0, 1	type R/W, o	ffset 0x130	0 and 0x200	0, reset 0xF	FFF.FFFF										
								ENABLE							
							READ_	ENABLE							
FMPRE1, 1	type R/W, o	ffset 0x204	4, reset 0xF	FFF.FFFF											
								ENABLE							
EMDDEA 4	hino DAM	ffoot Out O	4 and 0×404	0 roost 0:-			KEAD_	ENABLE							
rIVIPPEU, t	type K/W, o	iiset ux134	+ and UX400	0, reset 0xF	rrr.tttf		DPOC	ENIADI E							
								ENABLE ENABLE							
FMPPF1. f	type R/W, o	ffset 0x404	4. reset 0xF	FFF.FFFF											
= 1, (	-, , , , , , , , , , , , , , , , , , ,		.,				PROG	ENABLE							
								ENABLE							
BOOTCFG	S, type R/W,	offset 0x1	ID0, reset 0	xFFFF.FFF	E										
NW															
	PORT			PIN		POL	EN							DBG1	DBG0
USER_RE	G0, type R/	W, offset 0	x1E0, rese	t 0xFFFF.FF	FF										
NW								DATA							
							D	ATA							
USER_RE	G1, type R/	W, offset 0	x1E4, rese	t 0xFFFF.FF	FF										
NW								DATA							
							Di	ATA							
	G2, type R/	W, offset 0	x1E8, rese	t 0xFFFF.FF	FF			D.***							
NW							D	DATA ATA							
IISED DE	G3 type P/	W offert	v1FC ross	et 0xFFFF.FI	FFF		U/	\1A							
NW	.Jo, type R/	rr, onset t	, iese	, VALLET.FI	•••			DATA							
							D	ATA							
Micro D	irect Me	mory A	ccess (III	DMA)			<i>Di</i>								
				re (Offset	t from C	hannel	Control	Table Ba	ise)						
Base n/a			J. aotai	. (01100			20.76.01		.50,						
DMASRCE	ENDP, type	R/W, offse	t 0x000, res	set -											
							ΑĽ	DDR							
							ΑI	DDR							
DMADSTE	ENDP, type I	R/W, offset	t 0x004, res	set -											
							ΑI	DDR							
							ΑC	DDR							
DMACHCI	TL, type R/V	V, offset 0	x008, reset	-											
DST	INC	DST	SIZE	SRC	INC	SRC	SIZE							ARB	SIZE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Micro Dir	rect Me	morv A	ccess (u	DMA)											
µ <b>DMA Re</b> Base 0x40	egisters	-			se Addre	ess)									
DMASTAT, t	ype RO, o	offset 0x00	0, reset 0x	001F.0000											
													DMACHAN	S	
									ST	ATE					MASTEN
DMACFG, ty	ype WO, d	offset 0x00	4, reset -												
															MASTEN
DMACTLBA	SE, type	R/W, offse	t 0x008, res	set 0x0000	0.0000										
		4.0	NDD.				AI	DDR T							
DMAALTBA	SE type		DR 0x00C ros	ot 0v0000	0200										
JIVIAALI DA	.o⊑, type	KO, oliset	uxuuc, res	et uxuuuu.	.0200		ΔΙ	DDR							
								DDR							
DMAWAITS	TAT, type	RO, offset	0x010. res	et 0xFFFF	FFC0		711	***							
	, .,,	,					WAIT	REQ[n]							
								REQ[n]							
DMASWRE	Q, type W	O, offset 0	x014, reset	t -											
							SWF	REQ[n]							
							SWF	REQ[n]							
DMAUSEBU	JRSTSET,	type R/W,	offset 0x0	18, reset 0	x0000.0000										
							SE	T[n]							
							SE	T[n]							
DMAUSEBU	JRSTCLR	, type WO,	offset 0x0	1C, reset -											
								.R[n]							
							CL	.R[n]							
DMAREQMA	ASKSET,	type R/W, o	offset 0x02	0, reset 0x	(0000.0000										
								T[n] T[n]							
DMAREQMA	ASKCI R	tyne WO	offset 0x02	4 reset -			01	- ' ['']							
JIIAKEQIIIA	-OROLIV,	type IIO,	onset oxoz	-4, 16361 -			CI	.R[n]							
								.R[n]							
DMAENASE	T, type R	/W, offset (	0x028, rese	et 0x0000.0	0000										
							SE	T[n]							
							SE	T[n]							
DMAENACL	R, type V	VO, offset	0x02C, rese	et -											
							CL	.R[n]							
							CL	.R[n]							
DMAALTSE	T, type R/	W, offset 0	x030, rese	t 0x0000.0	000										
								T[n]							
							SE	T[n]							
DMAALTCL	R, type W	O, offset 0	)x034, rese	t -				Dr. 1							
								.R[n]							
DMARRIOS:	CT 4	)/A/ ~£*	0×020	ot 0::0000	0000		CL	.R[n]							
DMAPRIOSI	⊏ı, ıype ⊩	ww, onset	UXUSB, FBS	et UXUUUU.	0000		O.E.	Tinl							
								T[n] T[n]							
							31	ניין י							
OMAPRIOCI	IR. tvna 1	NO. offert	0x03C ree	et -											
DMAPRIOC	LR, type \	NO, offset	0x03C, res	set -			CI	.R[n]							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMAERF	RCLR, type	R/W, offset	0x04C, res	set 0x0000.	0000										
															ERRCLR
DMACHA	ASGN, type	R/W, offse	t 0x500, re:	set 0x0000.	0000										
							CHA	SGN[n]							
							CHA	SGN[n]							
DMACH	S, type R/W	1C, offset	0x504, rese	et 0x0000.00	000										
							CH	IS[n]							
							CH	IS[n]							
DMACH	MAP0, type	R/W, offset	t 0x510, res	set 0x0000.0	0000										
	СН	7SEL			CH	6SEL			CH	5SEL			CH	4SEL	
	СН	3SEL			CH	2SEL			СН	1SEL			CH	OSEL	
DMACH	MAP1, type	R/W, offset	t 0x514, res	set 0x0000.0	0000										
		5SEL				4SEL				3SEL				2SEL	
		I1SEL				0SEL			CH	9SEL			CH	BSEL	
DMACH			t 0x518, res	set 0x0000.0											
		23SEL				2SEL				21SEL				OSEL	
		9SEL				8SEL			CH1	7SEL			CH1	6SEL	
DMACH			t 0x51C, re	set 0x0000.											
		S1SEL				80SEL				9SEL				8SEL	
		7SEL				26SEL			CH2	25SEL			CH2	4SEL	
DMAPeri	phID0, type	RO, offset	t 0xFE0, re	set 0x0000.	0030										
												IDO			
DMAD	labilitat tara	DO -#	1 0 - FF 1		0000							ID0			
DWAPeri	рпіот, турє	KO, onse	UXFE4, re	set 0x0000.	UUB2										
											D	ID1			
DΜΔΡοτί	inhID2 type	PO offset	t OvEE8 re	set 0x0000.	000B						•				
DWAFEII	pilibz, type	KO, Olise	t oxi Lo, ie	Set UXUUUU.	0000										
											P	I ID2			
DMΔPeri	inhID3 type	RO offset	t OxFEC re	set 0x0000.	0000						·				
Dillina Cit	pinibo, type	110, 01100	- CAI 20, 10												
											P	I ID3			
DMAPeri	phID4. type	RO. offset	t 0xFD0. re	set 0x0000.	0004										
	7.31														
											P	I ID4			
DMAPCe	IIID0, type	RO, offset	0xFF0, res	et 0x0000.0	00D										
											С	ID0			
DMAPCe	ellID1, type	RO, offset	0xFF4, res	et 0x0000.0	0F0										
											С	ID1			
DMAPCe	IIID2, type	RO, offset	0xFF8, res	et 0x0000.0	005			•							
											С	ID2			
DMAPCe	IIID3, type	RO, offset	0xFFC, res	et 0x0000.0	0B1										
											С	ID3			

								1							
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
						9	0	_ ′	0	3	4	] 3		'	0
GPIO F GPIO F	Pal-Purpos Port A (APB) Port A (AHB) Port B (APB) Port C (APB) Port C (APB) Port D (APB) Port E (APB) Port E (APB) Port F (APB) Port F (APB) Port G (AHB) Port G (AHB) Port G (AHB) Port G (AHB) Port H (APB)	base: 00 bas	x4000.4000 x4005.8000 x4000.5000 x4000.5000 x4000.6000 x4000.7000 x4000.7000 x4005.B000 x4002.5000 x4002.5000 x4002.6000 x4002.6000 x4002.7000	0 0 0 0 0 0 0 0 0 0 0 0 0 0	)										
GPIO F GPIO F GPIO F	Port H (AHB) Port J (APB) Port J (AHB) Port K (AHB)	base: 0x base: 0x base: 0x	<4003.D000 <4006.0000 ×4006.1000	) ) 0	0 (see page	659)									
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,			(										
											DA	ATA			
GPIODIF	R, type R/W, o	offset 0x4	00, reset 0x0	0000.0000	(see page 6	661)									
												ID.			
CDIOIS	type R/W, of	feat Ov404	1 roest 0×00	000 0000 (*	00 0000 66	2)					D	IR			
JEIUIS,	cype ravv, or	1361 UX4U4	T, TESEL UXUU	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ce paye ob	<u>-)</u>									
											ı	 S			
GPIOIBE	E, type R/W, o	offset 0x40	08, reset 0x0	0000.0000	see page 6	63)		1			·	-			
	, , ,					, , , , , , , , , , , , , , , , , , ,									
											IE	ВЕ			
GPIOIE\	/, type R/W, o	ffset 0x40	OC, reset 0x0	0000.0000	(see page 6	64)									
											IE	EV			
GPIOIM,	type R/W, of	fset 0x410	0, reset 0x00	000.000 (s	ee page 66	55)									
											IN	ΛE			
GPIORIS	S, type RO, o	ffset 0x41	4, reset 0x0	000.0000 (	see page 60	36)									
											R	IS			
GPIOMI	S, type RO, o	ffset 0x41	18, reset 0x0	0000.0000 (	see page 6	67)									
ODIOIS		-#- · ·	440	-0000 5555	1	000;					N	IIS			
GPIOICE	R, type W1C,	offset 0x4	41C, reset 0	xUUUU.0000 	(see page	068)									
												<u> </u> С			
GDIOAF	SEL, type R/	N offers	0v420 react	- (800 000	660)										
OF IOAF	OLL, type K/	**, UIISE( (	UA42U, 1656[	- (see page	5 009)										
											ΔF	 SEL			
GPIODR	2R, type R/W	l, offset N	x500, reset (	0x0000.00F	F (see pag	e 671)		1			All	V-L			
JJDN	, .jpe idw	., 511361 07	, 16361 (		. (occ pag	2 37 1)									
											DE	l RV2			
GPIODE	4R, type R/W	/ offeet Av	x504 reset (	0×0000 000	O (see nage	9 672)		L			DF				
אטטו וט	v, type tvv	, 011361 07	, 1036l (		• (ace pay	5 51 2)									
											DE	 RV4			
											יוט	· • •			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIODR8	R, type R/W	, offset 0x	508, reset (	0x0000.000	0 (see page	673)									
											DR	8V8			
GPIOODR	, type R/W,	offset 0x5	0C, reset 0	×0000.0000	(see page	674)									
											OI	DE			
GPIOPUR	, type R/W,	offset 0x5	10, reset - (	see page 6	75)										
											DI				
CDIODDD	ture D/M	offeet Ov.Fr	14 ====40:	-0000 0000	(000 0000	277)					Pl	JE			
GPIOPDR	, type R/W,	onset uxo	14, reset uz		(see page i	577)									
											P[	)F			
GPIOSI R	, type R/W,	offset Ox51	18 reset Ox	0000 0000	(see nage f	379)		<u> </u>				)L			
OI IOOLIN,	, type id tt,	JIISEL UXU	10, 16361 02		(see page (	,,,									
											SF	l RL			
GPIODEN	, type R/W,	offset 0x5	1C, reset -	(see page 6	680)			1							
	-,				,										
											DE	ΞN			
GPIOLOC	K, type R/W	, offset 0x	520, reset (	0x0000.000	1 (see page	e 682)									
							LC	CK							
							LC	CK							
GPIOCR, 1	type -, offse	t 0x524, re	eset - (see p	page 683)											
											С	R			
GPIOAMS	EL, type R/	W, offset 0	x528, rese	t 0x0000.00	000 (see pag	ge 685)									
											GPIOA	MSEL			
GPIOPCT	L, type R/W		52C, reset -	- (see page											
	PM					IC6				AC5				1C4	
	PM					IC2			PN	/IC1			PIV	1C0	
GPIOADC	CTL, type R	/W, offset	0x530, res	et uxuuuu.u 	Juuu (see pa	age 689)		I							
											ADO	) CENI			
GRIODMA	CTL, type F	O/M offect	0v534 ros	ot 0×0000	0000 (see n	age 600)		<u> </u>			ADC	JLIN			
GFIODIVIA	CTL, type r	av, onset	0x554, res		Jood (see p	age 090)									
											DM/	L AEN			
GPIOSI, tv	pe R/W, off	set 0x538.	reset 0x00	) 100.0000 (se	ee page 69°	1)		I							
						,									
															SUM
GPIOPerip	phID4, type	RO, offset	0xFD0, res	set 0x0000.	<b>0000</b> (see p	age 692)									
											PII	D4			
GPIOPerip	phID5, type	RO, offset	0xFD4, res	set 0x0000.	<b>0000</b> (see p	page 693)									
											PII	D5			
GPIOPerip	phID6, type	RO, offset	0xFD8, res	set 0x0000.	0000 (see p	age 694)									
											PI	D6			
GPIOPerip	phID7, type	RO, offset	0xFDC, re	set 0x0000	.0000 (see	page 695)									
											PII	D7			

31				1 07	00	0.5	0.4	- 00	00	04	00	40	40	47	
15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17	16 0
15 CDIODorio							0	_ ′	0	э	4	<u>_</u>		<u> </u>	U
3PIOPeri	pniDu, type	RO, offset	t 0xFE0, res	set uxuuuu.	.0061 (see p	age 696)									
											5.0				
											PII	D0			
GPIOPeri	phID1, type	RO, offset	t 0xFE4, res	set 0x0000.	.0000 (see p	page 697)		ı				ı			
											PII	D1			
GPIOPeri	phID2, type	RO, offset	t 0xFE8, res	set 0x0000.	.0018 (see p	age 698)									
											PII	D2			
GPIOPeri	phID3, type	RO, offset	t 0xFEC, res	set 0x0000	.0001 (see	page 699)									
											PII	D3			
GPIOPCe	IIID0, type F	RO, offset	0xFF0, rese	t 0x0000.0	00D (see pa	age 700)									
											CI	D0			
GPIOPCe	IIID1, type F	RO, offset	0xFF4, rese	t 0x0000.0	0F0 (see pa	ige 701)									
											CI	D1			
<b>GPIOPCe</b>	IIID2, type F	RO, offset	0xFF8, rese	t 0x0000.0	<b>005</b> (see pa	ige 702)									
											CI	D2			
GPIOPCe	IIID3, type F	RO, offset	0xFFC, rese	et 0x0000.0	00B1 (see pa	age 703)									
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit	I-Purpos Timer 0 b Timer 1 b Timer 2 b Timer 3 b	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	003.0000 003.1000 003.2000 003.3000 003.4000								CI	D3			
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base	003.0000 003.1000 003.2000 003.3000 003.4000	7000 0000 0000 E000							CI	D3			
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 5 base	03.0000 03.1000 03.2000 03.3000 03.4000 03.5000 : 0x4003.6 : 0x4004.0 : 0x4004.0 : 0x4004.0	7000 0000 0000 E000 F000	0 (see page	726)					CI	D3			
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 5 base	03.0000 03.1000 03.2000 03.3000 03.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.E : 0x4004.F	7000 0000 0000 E000 F000	0 (see page	726)					CI	D3		GPTMCFG	
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 4 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base er 5 base	03.0000 03.1000 03.2000 03.3000 03.4000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.E : 0x4004.F	7000 C000 C000 C000 E000 F000		,					CI	D3		GPTMCFG	
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 4 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base er 5 base	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.E : 0x4004.F	7000 C000 C000 C000 E000 F000		,					CI	D3		GPTMCFG	
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 4 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base er 5 base	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.E : 0x4004.F	7000 C000 C000 C000 E000 F000	00 (see pag	,	TAILD	TASNAPS	TAWOT	TAMIE	CI	D3	TACMR		MR
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 3 b Timer 3 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base er 5 base d, offset 0x0	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.E : 0x4004.F	7000 C000 D000 E000 F000 x0000.000 0x0000.00	000 (see pag	re 728)	TAILD	TASNAPS	TAWOT	TAMIE					
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit	Timer 0 b Timer 1 b Timer 2 b Timer 3 b Timer 3 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base er 5 base d, offset 0x0	03.0000 03.1000 03.2000 003.3000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.C : 0x4004.F	7000 C000 D000 E000 F000 x0000.000 0x0000.00	000 (see pag	re 728)	TAILD	TASNAPS	TAWOT	TAMIE					
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFG	Timer 0 b Timer 1 b Timer 2 b Timer 3 b Timer 3 b Timer 5 b Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base er 5 base d, offset 0x0	03.0000 03.1000 03.2000 003.3000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.C : 0x4004.F	7000 C000 D000 E000 F000 x0000.000 0x0000.00	TAMRSU	re 728)	TAILD	TASNAPS		TAMIE				TAI	
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFC	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 4 b Timer 5 b Wide Tim Wide Tim	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 4 base er 5 base (, offset 0x)	03.0000 03.1000 03.2000 003.3000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.C : 0x4004.C : 0x4004.F	7000 7000	TAMRSU TBMRSU	TAPWMIE e 732)					TACDIR	TAAMS	TACMR	TAI	MR
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFC	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim And Tim Wide Tim And T	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 er 0 base er 1 base er 2 base er 3 base er 5 base w, offset 0x0	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.7 : 0x4004.C : 0x4004.C : 0x4004.F 000, reset 0	7000 7000	TAMRSU TBMRSU TBMRSU 00 (see page	TAPWMIE re 732) TBPWMIE 736)	TBILD		TBWOT	TBMIE	TACDIR TBCDIR	TAAMS	TACMR	TAI	MR MR
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFG	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim And Tim Timer 5 b Timer 6 b Timer 7 b Timer 8 b Timer 1 b	ase: 0x40 er 0 base er 1 base er 1 base er 3 base er 3 base er 4 base er 5 base W, offset 0x0  W, offset 0x0  TBOTE	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.6 : 0x4004.C : 0x4004.E : 0x4004.F : 0x4004.F : 0x4004.F	7000 2000 2000 2000 2000 2000 2000 2000 0x0000.000 TAPLO 0x0000.000 TBPLO x0000.000	TAMRSU 1000 (see page TBMRSU 0 (see page Use page Use page	TAPWMIE 19 732) TBPWMIE 736) TBSTALL					TACDIR	TAAMS	TACMR	TAI	MR
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFG	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim And Tim Timer 5 b Timer 6 b Timer 7 b Timer 8 b Timer 1 b	ase: 0x40 er 0 base er 1 base er 1 base er 3 base er 3 base er 4 base er 5 base W, offset 0x0  W, offset 0x0  TBOTE	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.7 : 0x4004.C : 0x4004.C : 0x4004.F 000, reset 0	7000 2000 2000 2000 2000 2000 2000 2000 0x0000.000 TAPLO 0x0000.000 TBPLO x0000.000	TAMRSU 1000 (see page TBMRSU 0 (see page Use page Use page	TAPWMIE 19 732) TBPWMIE 736) TBSTALL	TBILD	TBSNAPS	TBWOT	TBMIE	TACDIR TBCDIR RTCEN	TAAMS TBAMS	TACMR TBCMR	TASTALL	MR MR
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFC	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim The Timer 1 b The Timer 2 b The Timer 3 b The Timer 3 b The Timer 4 b The Timer 4 b The Timer 5 b Timer 1 b T	ase: 0x40 base er 1 base er 2 base er 3 base er 3 base er 4 base er 5 base driver base w, offset 0x0 TBOTE W, offset 0	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.6 : 0x4004.E : 0x4004.E : 0x4004.F : 0x4004.F : 0x4004.F	7000 7000 7000 7000 7000 7000 7000 700	TAMRSU TBMRSU TBMRSU 00 (see page VENT 00 (see page	TAPWMIE 10 732) TBPWMIE 736) TBSTALL 10 739)	TBILD	TBSNAPS	TBWOT TAPWML	TBMIE  TAOTE	TACDIR TBCDIR RTCEN	TAAMS TBAMS TAEV	TACMR TBCMR  /ENT CWT3	TASTALL SYNC	MR  TAEN  CWT2
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFO	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim Wide	ase: 0x40 base er 1 base er 2 base er 3 base er 4 base er 5 base dr 7 base dr 8 base dr 9 base dr 9 base dr 10 b	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.7 : 0x4004.E : 0x4004.E : 0x4004.F : 0x4004.F : 0x4004.F : 0x4004.F : 0x4004.F : 0x4004.F	7000 7000 7000 7000 7000 7000 7000 700	TAMRSU TBMRSU TBMRSU 00 (see page TBMRSU 00 (see page VENT 000 (see page	TAPWMIE (e 732)  TBPWMIE (732)  TBSTALL (e 739)  SYN	TBILD	TBSNAPS	TBWOT	TBMIE  TAOTE	TACDIR TBCDIR RTCEN	TAAMS TBAMS TAEV	TACMR TBCMR	TASTALL SYNC	MR MR
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFC  GPTMTAI  GPTMTAI  GPTMSYI  GPTMSYI	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim Wide	ase: 0x40 base er 1 base er 2 base er 3 base er 4 base er 5 base dr 7 base dr 8 base dr 9 base dr 9 base dr 10 b	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.6 : 0x4004.E : 0x4004.E : 0x4004.F : 0x4004.F : 0x4004.F	7000 7000 7000 7000 7000 7000 7000 700	TAMRSU TBMRSU TBMRSU 00 (see page TBMRSU 00 (see page VENT 000 (see page	TAPWMIE (e 732)  TBPWMIE (732)  TBSTALL (e 739)  SYN	TBILD	TBSNAPS	TBWOT TAPWML	TBMIE  TAOTE	TACDIR TBCDIR RTCEN	TAAMS TBAMS TAEV	TACMR TBCMR  /ENT CWT3	TASTALL SYNC	MR  TAEN  CWT2
16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 16/32-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit 32/64-bit GPTMCFO	Timer 0 b Timer 1 b Timer 2 b Timer 2 b Timer 3 b Timer 4 b Timer 5 b Wide Tim Wide	ase: 0x40 base er 1 base er 2 base er 3 base er 4 base er 5 base dr 7 base dr 8 base dr 9 base dr 9 base dr 10 b	03.0000 03.1000 03.2000 03.3000 03.3000 03.5000 : 0x4003.7 : 0x4004.E : 0x4004.E : 0x4004.F : 0x4004.F : 0x4004.F : 0x4004.F : 0x4004.F : 0x4004.F	7000 7000 7000 7000 7000 7000 7000 700	TAMRSU TBMRSU TBMRSU 00 (see page TBMRSU 00 (see page VENT 000 (see page	TAPWMIE (e 732)  TBPWMIE (732)  TBSTALL (e 739)  SYN	TBILD	TBSNAPS	TBWOT TAPWML	TBMIE  TAOTE	TACDIR TBCDIR RTCEN	TAAMS TBAMS TAEV	TACMR TBCMR  /ENT CWT3	TASTALL SYNC	MR  TAEN  CWT2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMRIS	s, type RO, c	offset 0x01	C, reset 0x	0000.0000	(see page 7	746)									
															WUERIS
				TBMRIS	CBERIS	CBMRIS	TBTORIS				TAMRIS	RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	S, type RO, o	offset 0x02	20, reset 0x	0000.0000	(see page 7	'49)									
															WUEMIS
				TBMMIS	CBEMIS	CBMMIS	TBTOMIS				TAMMIS	RTCMIS	CAEMIS	CAMMIS	TATOMIS
GPTMICF	R, type W1C,	offset 0x0	024, reset 0	x0000.0000	) (see page	752)							1		
															WUECIN
				TBMCINT	CBECINT	CBMCINT	TBTOCINT				TAMCINT	RTCCINT	CAECINT	CAMCINT	TATOCIN
GPTMTAI	LR, type R/\	W, offset 0	x028, reset	0xFFFF.FF	FFF (see pa	ge 754)									
						<u>-                                      </u>	TAI	LR							
							TAI	LR							
<b>ЗРТМТВ</b>	ILR, type R/	W, offset 0	x02C, rese	t - (see pag	e 755)										
	, <b>, , ,</b>						TBI	LR							
							TBI								
GPTMTAI	MATCHR, ty	pe R/W. of	fset 0x030.	reset 0xFF	FF.FFFF (s	see page 75									
					(	- 1	TAN	ИR							
							TAN								
GPTMTRI	MATCHR, ty	pe R/W. of	ffset 0x034	reset - (se	e page 757	)	.,,								
	, .,	<b>po</b> 1.011, 0.		10001 (00	o pago . o.	,	TBN	ЛR							
							TBN								
2DTMTA1	PR, type R/V	N offeet O	vN38 reset	0×0000 000	nen ees	e 758)									
OF IWITA	rk, type kv	v, onset o	koso, reset		(see pag	( 730)									
			TAP	QDU QDU							TAE	 PSR			
CDTMTD	BB tune BA	N offeet O			00 (222 22	750)					IAI	- OIX			
GPIWIID	PR, type R/V	v, onset u	xusc, reset	UXUUUU.UU	oo (see pag	Je 759)									
			TBP	CDU							TBF	 			
ODTMATA	DMD 4 D				000 /	700)					IBI	-5K			
GPIMIA	PMR, type R	/vv, onset	UXU4U, rese	et uxuuuu.u I	uuu (see pa	age /60)						1			
			TADO	L L							TAD	OMP			
				MRH	/						IAP	SMR			
GPTMTB	PMR, type R	R/W, offset	0x044, rese	et 0x0000.0	1 <b>000</b> (see pa	age 761)									
				SMRH							TBP	SMR			
GPTMTAI	R, type RO,	offset 0x0	48, reset 0x	FFFF.FFFF	(see page	762)									
							TA								
							TA	R							
GPTMTB	R, type RO,	offset 0x0	4C, reset -	(see page 7	(63)										
							TB								
							TB	R							
GPTMTA\	/, type RW,	offset 0x05	50, reset 0x	FFFF.FFFF	(see page	764)									
							TA	V							
							TA	V							
GРТМТВ <sup>1</sup>	V, type RW,	offset 0x0	54, reset - (	see page 7	65)										
							ТВ	V							
							TB	V							
		O offect (	)x058, reset	t 0x0000.7F	FF (see pa	ge 766)									
GPTMRT(	CPD, type R	o, onset t													
GPTMRT	CPD, type R	o, onset t													
GPTMRT	CPD, type R	o, onset c	,				RTC	:PD							
	CPD, type R			0x0000.000	0 (see page	e 767)	RTC	PD							
				0x0000.000	0 (see page	e 767)	RTC	PD							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPTMTE	PS, type RO,	offset 0x	060, reset (	0x0000.000	0 (see page	e 768)									
			·			<u> </u>									
							PS	I SS				1			
ЭРТМТА	PV, type RO,	offset Oxi	N64 reset (	20000 0000	n (see nage	769)									
J. 1.161.174	i i, ijpo ito,	OHOUL UX	10001		(occ page	7 700)									
							PS	 SV							
COTME	DV tura DO	offeet Ove	000 ====1	220000 000	0 (222 222	770)									
3P I WI I E	SPV, type RO,	onset ux	ubo, reset t	JX0000.000	<b>u</b> (see page	2 7 7 0 )						1			
							D								
							P	SV							
SPTMPP	, type RO, of	tset 0xFC	0, reset 0x0	)000.0000 (:	see page 7	71)		ı							
													SIZ	ZE	
WDT0 b	dog Timer base: 0x400 base: 0x400	0.0000													
WDTLO	AD, type R/W,	offset 0x	000, reset (	xFFFF.FFF	F (see pag	je 776)									
							WDTI	LOAD							
							WDTI								
WDTVAL	UE, type RO,	offset 0x	004, reset (	0xFFFF.FFF	F (see pac	ge 777)									
	- , ,,,,		,		(	,- ,	WDT\	/ALUE							
								/ALUE							
WDTCTI	, type R/W, o	ffset OxOO	18 reset Ox	0000 0000	(WDT0) an	4 0×8000 0			778)						
WRC	, type to w, o	11361 0200	, 1636t 0X		(VVD 10) an	u 0x0000.0	(**************************************	(see page	110)						
WING															
													INITTYDE	DECEN	INITENI
METIOD	t 14/0 - s	· 4 0 0 0 4	2 /-	70	0)								INTTYPE	RESEN	INTEN
WDTICR	, type WO, of	fset 0x000	C, reset - (s	see page 78	0)		MOTIN	ITOL D					INTTYPE	RESEN	INTEN
WDTICR	, type WO, of	fset 0x000	C, reset - (s	see page 78	0)			NTCLR					INTTYPE	RESEN	INTEN
								NTCLR NTCLR					INTTYPE	RESEN	INTEN
	, type WO, of					31)							INTTYPE	RESEN	INTEN
						31)							INTTYPE	RESEN	
WDTRIS	, type RO, off	set 0x010	, reset 0x0	000.0000 (s	ee page 78								INTTYPE	RESEN	
WDTRIS		set 0x010	, reset 0x0	000.0000 (s	ee page 78								INTTYPE	RESEN	
WDTRIS	, type RO, off	set 0x010	, reset 0x0	000.0000 (s	ee page 78								INTTYPE	RESEN	
WDTRIS	, type RO, off	set 0x010	, reset 0x0	000.0000 (s	ee page 78								INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS	, type RO, off	set 0x010	, reset 0x0	000.0000 (s	ee page 78	32)							INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS	, type RO, off	set 0x010	, reset 0x0	000.0000 (s	ee page 78	32)							INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS	, type RO, off	set 0x010	, reset 0x0	000.0000 (s	ee page 78	32)							INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS WDTTES	, type RO, off	fset 0x010 fset 0x014 offset 0x4	I, reset 0x00	000.0000 (s	see page 78	783)	WDTIN						INTTYPE	RESEN	WDTRIS
WDTRIS WDTMIS WDTTES	, type RO, off , type RO, off	fset 0x010 fset 0x014 offset 0x4	I, reset 0x00	000.0000 (s	see page 78	783)	WDTIN						INTTYPE	RESEN	WDTRI
WDTRIS, WDTMIS	, type RO, off , type RO, off	fset 0x010 fset 0x014 offset 0x4	I, reset 0x00	000.0000 (s	see page 78	783)	STALL	NTCLR					INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS WDTTES	, type RO, off , type RO, off	riset 0x010 riset 0x014 offset 0x4	, reset 0x0 , reset 0x0 118, reset 0 C00, reset	000.0000 (s	see page 78 see page 78 (see page	783) e 784)	STALL	NTCLR					INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS WDTTES	type RO, off , type RO, off T, type R/W,	riset 0x010 riset 0x014 offset 0x4	, reset 0x0 , reset 0x0 118, reset 0 C00, reset	000.0000 (s	see page 78 see page 78 (see page	783) e 784)	STALL	NTCLR					INTTYPE	RESEN	WDTRI
WDTRIS, WDTMIS	type RO, off , type RO, off T, type R/W,	riset 0x010 riset 0x014 offset 0x4	, reset 0x0 , reset 0x0 118, reset 0 C00, reset	000.0000 (s	see page 78 see page 78 (see page	783) e 784)	STALL	NTCLR			PI	D4	INTTYPE	RESEN	WDTRI
WDTRIS WDTTES WDTLOG	type RO, off , type RO, off T, type R/W,	fset 0x010  fset 0x014  offset 0x4  offset 0x	I, reset 0x00 II, reset 0x0 II18, reset 0 C00, reset	000.0000 (s  000.0000 (s  x0000.0000  0x0000.0000	see page 78	783) e 784)	STALL	NTCLR			PI	D4	INTTYPE	RESEN	WDTRI
WDTRIS WDTTES WDTLOG	type RO, off , type RO, off T, type R/W,	fset 0x010  fset 0x014  offset 0x4  offset 0x	I, reset 0x00 II, reset 0x0 II18, reset 0 C00, reset	000.0000 (s  000.0000 (s  x0000.0000  0x0000.0000	see page 78	783) e 784)	STALL	NTCLR			PI	D4	INTTYPE	RESEN	WDTRI
WDTRIS WDTTES WDTLOG	type RO, off , type RO, off T, type R/W,	fset 0x010  fset 0x014  offset 0x4  offset 0x	I, reset 0x00 II, reset 0x0 II18, reset 0 C00, reset	000.0000 (s  000.0000 (s  x0000.0000  0x0000.0000	see page 78	783) e 784)	STALL	NTCLR					INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS WDTTES WDTLOG	type RO, off , type RO, off , type R/W, CK, type R/W,	fset 0x010 fset 0x014 offset 0x4 offset 0x RO, offset	, reset 0x0 I, reset 0x0 118, reset 0 0xFD0, reset 0xFD4, res	000.0000 (s  000.0000 (s  x0000.0000  cov0000.0000	see page 78 see page 78 see page 0 (see page 00000 (see page)	783) e 784) page 785)	STALL	NTCLR				D4	INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS WDTTES WDTLOG	type RO, off , type RO, off T, type R/W,	fset 0x010 fset 0x014 offset 0x4 offset 0x RO, offset	, reset 0x0 I, reset 0x0 118, reset 0 0xFD0, reset 0xFD4, res	000.0000 (s  000.0000 (s  x0000.0000  cov0000.0000	see page 78 see page 78 see page 0 (see page 00000 (see page)	783) e 784) page 785)	STALL	NTCLR					INTTYPE	RESEN	WDTRI
WDTRIS WDTMIS WDTTES WDTPeri	type RO, off , type RO, off , type RO, off , type R/W, , type R/W, , type R/W, , type R/W,	fset 0x010 fset 0x014 offset 0x4 offset 0x RO, offset	, reset 0x0 I, reset 0x0 118, reset 0 0xFD0, reset 0xFD4, res	000.0000 (s  000.0000 (s  x0000.0000  cov0000.0000	see page 78 see page 78 see page 0 (see page 00000 (see page)	783) e 784) page 785)	STALL	NTCLR			PI	D5	INTTYPE	RESEN	WDTRI
WDTRIS WDTTES WDTLOG WDTPeri	type RO, off  type RO, off  T, type R/W,  CK, type R/W,  phID4, type F	rset 0x010 rset 0x014 offset 0x4 offset 0x RO, offset RO, offset	, reset 0x0  I, reset 0x0  C00, reset  0xFD0, res  0xFD4, res	000.0000 (s  000.0000 (s  x0000.0000  0x0000.0000  set 0x0000.	see page 78 see page 78 (see page 00000 (see page) 00000 (see page)	783) e 784)  page 785)  page 787)	STALL	NTCLR			PI		INTTYPE	RESEN	WDTRI
WDTRIS WDTTES WDTLOG WDTPeri	type RO, off , type RO, off , type RO, off , type R/W, , type R/W, , type R/W, , type R/W,	rset 0x010 rset 0x014 offset 0x4 offset 0x RO, offset RO, offset	, reset 0x0  I, reset 0x0  C00, reset  0xFD0, res  0xFD4, res	000.0000 (s  000.0000 (s  x0000.0000  0x0000.0000  set 0x0000.	ee page 78 see page 78 (see page 00000 (see page) 00000 (see page)	783) e 784)  page 785)  page 787)	STALL	NTCLR			PI	D5	INTTYPE	RESEN	WDTRI
WDTRIS WDTTES WDTLOG WDTPeri	type RO, off  type RO, off  T, type R/W,  CK, type R/W,  phID4, type F	rset 0x010 rset 0x014 offset 0x4 offset 0x RO, offset RO, offset	, reset 0x0  I, reset 0x0  C00, reset  0xFD0, res  0xFD4, res	000.0000 (s  000.0000 (s  x0000.0000  0x0000.0000  set 0x0000.	ee page 78 see page 78 (see page 00000 (see page) 00000 (see page)	783) e 784)  page 785)  page 787)	STALL	NTCLR			PI	D5	INTTYPE	RESEN	WDTRI



31	30	20	20	27	26	25	24	23	22	21	20	19	10	17	16
15	14	29 13	28 12	11	26 10	9	8	7	22 6	21 5	20 4	3	18	17	16 0
			0xFE0, res	L										'	
11011	pinibo, typo	10,01100	OXI 20, 100		1 220 (200	Juge 700)									
											P	ID0			
WDTPeri	phID1, type	RO. offset	0xFE4, res	et 0x0000.0	0018 (see r	page 790)						-			
	p <b>2</b> ., ., po		- CAL _ 1, 100		(000)	lugo . oo,									
											P	I ID1			
WDTPeri	nhID2. type	RO offset	0xFE8, res	et 0x0000.0	0018 (see r	nage 791)		l							
	,, <b>., p</b>	,													
											P	I ID2			
WDTPeri	phID3, type	RO. offset	0xFEC, res	et 0x0000.	0001 (see i	page 792)		l							
	, , <b>., ,</b>	,				, ,									
											P	ID3			
WDTPCe	IIID0. type F	RO. offset (	0xFF0, reset	t 0x0000.00	OOD (see pa	age 793)						-			
		,	J		(000 pt	.go . 00)									
											C	ID0			
WDTPC	IIID1, type F	RO. offset (	0xFF4, reset	t OxOOOO OC	OFO (see na	age 794)						-			
		, 5/1361 (		. 3,0000.00	. • (See pa	.50 ,04)									
											C	ID1			
WDTPC	IIID2 type 5	RO offeet (	0xFF8, reset	t UXUUUU uu	106 (see pa	age 795)		l							
***	IIIDZ, type i	(O, Onset (	JAI 1 0, 1636		(see pe	igc 733)									
											C	I ID2			
WDTBCo	IIID3 type F	20 offeet (	xFFC, rese	.+ 0~0000 0	0 <b>R1</b> (see n	200 706)						102			
WDIFCE	ilibs, type r	to, onset t	JAI I C, 1636	L UXUUUU.UI	ubii (see p	aye 190)									
												ID3			
											С	ID3			
			erter (AD	)C)							С	ID3			
ADC0 ba	<b>j-to-Digit</b> ase: 0x400 ase: 0x400	3.8000	erter (AD	)C)							С	ID3			
ADC0 ba	ase: 0x400 ase: 0x400	)3.8000 )3.9000	erter (AD		00 (see pag	ge 818)					С	ID3			
ADC0 ba	ase: 0x400 ase: 0x400	)3.8000 )3.9000			00 (see pag	ge 818)					С	ID3			
ADC0 ba	ase: 0x400 ase: 0x400	)3.8000 )3.9000			00 (see paç	ge 818)					С	ID3  ASEN3	ASEN2	ASEN1	ASENO
ADC0 ba ADC1 ba	ase: 0x400 ase: 0x400 SS, type R/	03.8000 03.9000 W, offset 0	x000, reset	0x0000.000							С		ASEN2	ASEN1	ASEN0
ADC0 ba ADC1 ba	ase: 0x400 ase: 0x400 SS, type R/	03.8000 03.9000 W, offset 0		0x0000.000							С		ASEN2	ASEN1	
ADC0 ba ADC1 ba	ase: 0x400 ase: 0x400 SS, type R/	03.8000 03.9000 W, offset 0	x000, reset	0x0000.000							C	ASEN3			INRDC
ADC0 ba ADC1 ba ADCACT	ase: 0x400 ase: 0x400 SS, type R/ type RO, of	03.8000 03.9000 W, offset 0:	x000, reset	0x0000.000 000.0000 (se	ee page 81	9)					C		ASEN2	ASEN1	
ADC0 ba ADC1 ba ADCACT	ase: 0x400 ase: 0x400 SS, type R/ type RO, of	03.8000 03.9000 W, offset 0:	x000, reset	0x0000.000 000.0000 (se	ee page 81	9)					C	ASEN3	INR2	INR1	INRDC INR0
ADC0 ba ADC1 ba ADCACT	ase: 0x400 ase: 0x400 SS, type R/ type RO, of	03.8000 03.9000 W, offset 0:	x000, reset	0x0000.000 000.0000 (se	ee page 81	9)					C	ASEN3 INR3 DCONSS3	INR2	INR1	INRDC INR0
ADC0 ba ADC1 ba ADCACT ADCRIS,	ase: 0x400 ase: 0x400 SS, type R/\(\frac{1}{2}\)	03.8000 03.9000 W, offset 0: ffset 0x004	, reset 0x00	0x0000.000(se	ee page 81 ee page 82	9)					C	ASEN3	INR2	INR1	INRDC INR0
ADC0 ba ADC1 ba ADCACT ADCRIS,	ase: 0x400 ase: 0x400 SS, type R/\(\frac{1}{2}\)	03.8000 03.9000 W, offset 0: ffset 0x004	x000, reset	0x0000.000(se	ee page 81 ee page 82	9)					C	ASEN3 INR3 DCONSS3 MASK3	INR2 DCONSS2 MASK2	INR1  DCONSS1  MASK1	INRDC INR0 DCONSSC MASK0
ADC0 ba ADC1 ba ADCACT ADCRIS,	ase: 0x400 ase: 0x400 SS, type R/\(\frac{1}{2}\)	03.8000 03.9000 W, offset 0: ffset 0x004	, reset 0x00	0x0000.000(se	ee page 81 ee page 82	9)					C	ASEN3 INR3 DCONSS3 MASK3 DCINSS3	INR2  DCONSS2  MASK2  DCINSS2	INR1  DCONSS1  MASK1  DCINSS1	INRDC INR0  DCONSSC MASKO  DCINSSC
ADC0 ba ADC1 ba ADCACT. ADCRIS, ADCIM, ty	ase: 0x400 ase: 0x400 SS, type R/ type RO, of	03.8000 03.9000 W, offset 0: W, offset 0: W, offset 0: Offset 0x004	, reset 0x000 , reset 0x000	0x0000.000 	ee page 81 ee page 82 0 (see pag	9) 1) e 823)					C	ASEN3 INR3 DCONSS3 MASK3	INR2 DCONSS2 MASK2	INR1  DCONSS1  MASK1	INRDC INR0 DCONSSC MASK0
ADC0 ba ADC1 ba ADCACT. ADCRIS, ADCIM, ty	ase: 0x400 ase: 0x400 SS, type R/ type RO, of	03.8000 03.9000 W, offset 0: W, offset 0: W, offset 0: Offset 0x004	, reset 0x00	0x0000.000 	ee page 81 ee page 82 0 (see pag	9) 1) e 823)					C	ASEN3 INR3 DCONSS3 MASK3 DCINSS3	INR2  DCONSS2  MASK2  DCINSS2	INR1  DCONSS1  MASK1  DCINSS1	INRDC INR0  DCONSSC MASKO  DCINSSC
ADC0 ba ADC1 ba ADCACT: ADCRIS, ADCIM, ty	ase: 0x400 ase: 0x400 SS, type R/ type RO, of	03.8000 03.9000 W, offset 0: W, offset 0: W, offset 0: Offset 0x004	, reset 0x000 , reset 0x000	0x0000.000 	ee page 81 ee page 82 0 (see pag	9) 1) e 823)					C	INR3  DCONSS3 MASK3  DCINSS3 IN3	DCONSS2 MASK2 DCINSS2 IN2	INR1  DCONSS1  MASK1  DCINSS1  IN1	INRDC INR0 DCONSSC MASK0 DCINSSC IN0
ADCO ba ADCACT: ADCACT: ADCRIS, ADCIM, ty ADCISC,	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/v type RO, of type R/W, of	03.8000 03.9000 W, offset 0: ffset 0x004 fset 0x008, c, offset 0x	, reset 0x000	0x0000.0000 (se	ee page 81 Dee page 82 Of (see page 82) Of (see page 82)	9) 11) e 823) page 826)					C	ASEN3 INR3 DCONSS3 MASK3 DCINSS3	INR2  DCONSS2  MASK2  DCINSS2	INR1  DCONSS1  MASK1  DCINSS1	INRDC INR0  DCONSSC MASKO  DCINSSC
ADCO ba ADC1 ba ADCACT: ADCRIS, ADCIM, ty ADCISC,	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/v type RO, of type R/W, of	03.8000 03.9000 W, offset 0: ffset 0x004 fset 0x008, c, offset 0x	, reset 0x000 , reset 0x000	0x0000.0000 (se	ee page 81 Dee page 82 Of (see page 82) Of (see page 82)	9) 11) e 823) page 826)					C	INR3  DCONSS3 MASK3  DCINSS3 IN3	DCONSS2 MASK2 DCINSS2 IN2	INR1  DCONSS1  MASK1  DCINSS1  IN1	INRDC INR0 DCONSSO MASK0 DCINSSO IN0
ADCO ba ADCACT: ADCACT: ADCRIS, ADCIM, ty ADCISC,	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/V type RO, of type R/W, of type R/W10 AT, type R/W	33.8000 33.9000 W, offset 0: Iffset 0x004 Freet 0x008, C, offset 0x V1C, offset 0x	, reset 0x000	0x0000.0000 (se	ee page 81  ee page 82  00 (see page 92)  00 (see page 93)	9) 11) e 823) page 826)					C	INR3  DCONSS3 MASK3  DCINSS3 IN3	INR2  DCONSS2  MASK2  DCINSS2  IN2  OV2	INR1  DCONSS1  MASK1  DCINSS1  IN1	INRDC INR0 DCONSSC MASK0 DCINSSC IN0
ADCO ba ADCACT  ADCACT  ADCRIS,  ADCIM, ty  ADCISC,  ADCOST	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/V type RO, of type R/W, of type R/W10 AT, type R/V	M3.8000 33.9000 W, offset 0:  ffset 0x004  C, offset 0x  V1C, offset 0x  M3	x000, reset , reset 0x00 , reset 0x00  00C, reset 0  0014, reset 0	0x0000.000	ee page 81  ee page 82  10 (see page 82)  0 (see page 82)  0 (see page 82)	9) 1) e 823) page 826)			EF	w1	C	INR3  DCONSS3 MASK3  DCINSS3 IN3	INR2  DCONSS2  MASK2  DCINSS2  IN2  OV2	INR1  DCONSS1  MASK1  DCINSS1  IN1	INRDC INR0 DCONSSC MASK0 DCINSSC IN0
ADCO ba ADCACT: ADCACT: ADCRIS, ADCIM, ty ADCISC, ADCOST.	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/V type RO, of type R/W, of type R/W10 AT, type R/V	M3.8000 33.9000 W, offset 0:  ffset 0x004  C, offset 0x  V1C, offset 0x  M3	, reset 0x000	0x0000.000	ee page 81  ee page 82  10 (see page 82)  0 (see page 82)  0 (see page 82)	9) 1) e 823) page 826)			E	v1	C	INR3  DCONSS3 MASK3  DCINSS3 IN3	INR2  DCONSS2  MASK2  DCINSS2  IN2  OV2	INR1  DCONSS1  MASK1  DCINSS1  IN1	INRDC INR0 DCONSSO MASKO DCINSSO INO
ADCO ba ADCACT: ADCACT: ADCRIS, ADCIM, ty ADCISC, ADCOST.	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/V type RO, of type R/W, of type R/W10 AT, type R/V	M3.8000 33.9000 W, offset 0:  ffset 0x004  C, offset 0x  V1C, offset 0x  M3	x000, reset , reset 0x00 , reset 0x00  00C, reset 0  0014, reset 0	0x0000.000	ee page 81  ee page 82  10 (see page 82)  0 (see page 82)  0 (see page 82)	9) 1) e 823) page 826)			EI	W1	C	ASEN3 INR3 DCONSS3 MASK3 DCINSS3 IN3 OV3	INR2  DCONSS2 MASK2  DCINSS2 IN2  OV2	INR1  DCONSS1  MASK1  DCINSS1  IN1  OV1	INRDC INRO DCONSSI MASKO DCINSSI INO
ADCO ba ADCACT  ADCACT  ADCRIS,  ADCIM, ty  ADCISC,  ADCOST.	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/v type RO, of type R/W, of type R/W10 AT, type R/V EI AT, type R/V	My offset 0x  Wy offset 0x	x000, reset , reset 0x00 , reset 0x00  000C, reset 0  1 0x010, reset 0  1 0x018, reset 0	0x0000.000  00.0000 (se  00.0000 (se  0x0000.000  et 0x0000.000  et 0x0000.000	ee page 81  10 (see page 82  10 (see page 82	9) 11) e 823) page 826) e 828) M2 page 833)			E!	w1	C	INR3  DCONSS3 MASK3  DCINSS3 IN3	INR2  DCONSS2  MASK2  DCINSS2  IN2  OV2	INR1  DCONSS1  MASK1  DCINSS1  IN1	INRDC INR0 DCONSSC MASK0 DCINSSC IN0
ADCO ba ADCACT  ADCACT  ADCRIS,  ADCIM, ty  ADCISC,  ADCOST.	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/v type RO, of type R/W, of type R/W10 AT, type R/V EI AT, type R/V	My offset 0x  Wy offset 0x	x000, reset , reset 0x00 , reset 0x00  00C, reset 0  0014, reset 0	0x0000.000  00.0000 (se  00.0000 (se  0x0000.000  et 0x0000.000  et 0x0000.000	ee page 81  10 (see page 82  10 (see page 82	9) 11) e 823) page 826) e 828) M2 page 833)			E!	w1	C	ASEN3 INR3 DCONSS3 MASK3 DCINSS3 IN3 OV3	INR2  DCONSS2 MASK2  DCINSS2 IN2  OV2	INR1  DCONSS1  MASK1  DCINSS1  IN1  OV1	INRDC INRO DCONSSC MASKO DCINSSC INO
ADCO ba ADCACT  ADCACT  ADCRIS,  ADCIM, ty  ADCISC,  ADCOST.	ase: 0x400 ase: 0x400 ase: 0x400 ss, type R/v type RO, of type R/W, of type R/W10 AT, type R/V EI AT, type R/V	My offset 0x  Wy offset 0x	x000, reset , reset 0x00 , reset 0x00  000C, reset 0  1 0x010, reset 0  1 0x018, reset 0	0x0000.000  00.0000 (se  00.0000 (se  0x0000.000  et 0x0000.000  et 0x0000.000	ee page 81  10 (see page 82  10 (see page 82	9) 11) e 823) page 826) e 828) M2 page 833)			Ef	W1	C	ASEN3 INR3 DCONSS3 MASK3 DCINSS3 IN3 OV3	INR2  DCONSS2 MASK2  DCINSS2 IN2  OV2	INR1  DCONSS1  MASK1  DCINSS1  IN1  OV1	INRDC INRO DCONSSC MASKO DCINSSC INO

21	20	29	20	27	26	25	24	22	22	21	20	10	10	17	16
31 15	30 14	13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17 1	16 0
				0000.0000 (se			0	,	0	3	7	<u> </u>		'	0
AB001 0,	type ia ii, t	JIIGUL GAGE	1, 10001 02	(5	oc page c	.00)									
													PH	ASE	
ADCPSSI	, type R/W,	offset 0x02		(see page 838	)										
GSYNC	, ,,			SYNCWAIT	<u>′</u>										
												SS3	SS2	SS1	SS0
ADCSAC,	type R/W,	offset 0x03	0, reset 0x	(0000.0000 (s	ee page 8	340)									
														AVG	
ADCDCIS	C, type R/W	/1C, offset	0x034, res	set 0x0000.00	<b>00</b> (see p	age 841)									
								DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0
ADCCTL,	type R/W, o	offset 0x03	8, reset 0x	0000.0000 (se	ee page 8	43)									
														VF	REF
ADCSSM	UX0, type R	/W, offset (	0x040, res	et 0x0000.000	00 (see pa	age 844)									
	MU	IX7			MU	JX6			MU	JX5			MU	JX4	
	MU					JX2			ML	JX1			ML	JX0	
		-		et 0x0000.000											
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSFI	FO0, type R	O, offset 0	x048, rese	t - (see page	849)										
A DOOOF!	F04 4 B	0 - 55 4.0		4 /	040)				DF	ATA					
ADCSSFI	FO1, type R	O, offset 0	xu68, rese	t - (see page	849)			I							
									D.4	TA.					
ADCSSEI	EO2 type B	O offeet 0	V088 roso	t - (see page	840)				<i>DF</i>	<u> </u>					
ADCOOL	1 Oz, type N	o, onset o	A000, 1656	t - (see page	043)										
									D.A	TA.					
ADCSSFI	FO3. type R	O offset 0	x0A8. rese	et - (see page	849)										
AD00011	, co, type it	.0, 011301 0	, , , , , , , , , , , , , , , , , , ,	t (occ page	040)										
									DA	NTA					
ADCSSFS	STATO, type	RO. offset	0x04C. re	set 0x0000.01	100 (see i	page 850)									
	.,,,,	,	, ,												
			FULL				EMPTY		HP	TR			TP	TR	
ADCSSFS	STAT1, type	RO, offset	0x06C, re	set 0x0000.01	100 (see )	page 850)									
			FULL				EMPTY		HP	TR			TP	TR	
ADCSSF	STAT2, type	RO, offset	0x08C, re	set 0x0000.01	100 (see	page 850)	-								
			FULL				EMPTY		HP	TR			TP	TR	
ADCSSFS	STAT3, type	RO, offset	0x0AC, re	set 0x0000.0	100 (see	page 850)									
			FULL				EMPTY		HP	TR			TP	TR	
ADCSSO	P0, type R/V	V, offset 0x		0x0000.0000	(see pag	e 852)									
			S7DCOP				S6DCOP				S5DCOP				S4DCOP
			S3DCOP				S2DCOP				S1DCOP				S0DCOP
ADCSSD			054, reset	0x0000.0000											
	S7D0					CSEL				CSEL				CSEL	
	S3D0	CSEL			S2D	CSEL			S1D	CSEL			SODO	CSEL	

	1										I		I	I	
31	30	29	28	27	26	25	24	23	22	21	20 4	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSEN	NUXU, type	R/VV, OIISE	EMUX7	et 0x0000.	ooo (see	page 656)	EMUX6				EMUX5				EMUX4
			EMUX3				EMUX2				EMUX1				EMUX0
ADCSSMI	JX1. type R	/W. offset (		t 0x0000.00	000 (see na	age 858)	207.2				Lineyti				Linexto
ADOGGIIIC	, type 1		7,000,1000		occ po	age coo,									
	ML	JX3			MU	JX2			MU	JX1			ML	JX0	
ADCSSMU	JX2, type R	/W, offset (	0x080, rese	t 0x0000.00	000 (see pa	age 858)									
	,	,	,			,									
	ML	JX3			MU	JX2			MU	JX1			MU	JX0	
ADCSSCT	ΓL1, type R	/W, offset 0	x064, reset	0x0000.00	00 (see pa	ge 859)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSCT	L2, type R	/W, offset 0	x084, reset	0x0000.00	00 (see pa	ge 859)									
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSOF	P1, type R/\	V, offset 0x	070, reset	0x0000.000	0 (see pag	je 861)									
			S3DCOP				S2DCOP				S1DCOP				S0DCOF
ADCSSOF	P2, type R/\	V, offset 0x	090, reset	0x0000.000	00 (see pag	je 861)									
			S3DCOP				S2DCOP				S1DCOP				SODCOF
ADCSSDC	C1, type R/\	V, offset 0x	074, reset	0x0000.000	00 (see pag	je 862)									
	S3D0					CSEL			S1D	CSEL			SOD	CSEL	
ADCSSDC	C2, type R/\	V, offset 0x	094, reset	0x0000.000	0 (see pag	je 862)		1				1			
	S3D0					CSEL			S1D	CSEL			SOD	CSEL	
ADCSSEN	/IUX1, type	R/W, offset	t 0x078, res	et 0x0000.	0000 (see	page 864)		1							
			EMUX3				EMUX2				EMUX1				EMUX0
ADCCCE	AUV2 time	D/M offeet		-4 0×0000	0000 (222	2000 (004)	EIVIUAZ				EIVIOXI				EIVIOAU
ADCSSEN	IUAZ, type	R/VV, OTISE	uxuso, res	et 0x0000.	oooo (see	page 664)									
			EMUX3				EMUX2				EMUX1				EMUX0
ADCSSMI	IV3 type B	/M offect (		et 0x0000.0	000 (see n	200 866)	LIVIOAZ				LIVIOXI				LIVIOXO
ADOSSINIC	JAJ, type N	JVV, Oliset (	JAUAU, IESE	. 020000.0	ooo (see p	age 600)									
													MI	JX0	
ADCSSCT	I 3 tyne R	/W offset ()	yΩΔ4 rese	t 0x0000.00	102 (see na	age 867)									
7.2000.	, ., po	.,			(000 pc	.90 00. )									
												TS0	IE0	END0	D0
ADCSSOF	P3, type R/\	V, offset 0x	0B0, reset	0x0000.000	<b>00</b> (see pad	ge 868)						l			
	.,,,,,	,	.,		(111)	, ,									
															SODCOP
ADCSSDC	C3, type R/\	V, offset 0x	0B4, reset	0x0000.000	00 (see pag	ge 869)		1							
													SOD	CSEL	
ADCSSEN	/IUX3, type	R/W, offset	0x0B8, res	set 0x0000.	.0000 (see	page 870)									
															EMUX0
ADCDCRI	C, type R/V	V, offset 0x	D00, reset	0x0000.000	00 (see pag	je 871)									
								DCTRIG7	DCTRIG6	DCTRIG5	DCTRIG4	DCTRIG3	DCTRIG2	DCTRIG1	DCTRIGO
								DCINT7	DCINT6	DCINT5	DCINT4	DCINT3	DCINT2	DCINT1	DCINT0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCDCCTI	L0, type R/	W, offset 0	0xE00, reset	t 0x0000.00	000 (see pa	⊥ age 876)									
											CIE	С	IC	CI	М
ADCDCCTI	L1, type R/	W, offset (	0xE04, rese	t 0x0000.00	000 (see pa	age 876)									
											CIE	С	IC	CI	М
ADCDCCTI	L2, type R/	W, offset (	0xE08, rese	t 0x0000.00	<b>300</b> (see pa	ige 876)									
											CIE	С	IC	CI	M
ADCDCCTI	L3, type R/	W, offset (	0xE0C, rese	t 0x0000.0	000 (see pa	age 876)									
											CIE		IC	CI	N4
NOCOCCTI	I 4 tupo B/	W offeet (	0xE10, rese	+ 0~0000 0	000 (222 pc	200 976)		<u> </u>			CIE		iC	Ci	IVI
DCDCCII	L4, type K/	vv, onset c	JAE 10, 1656	1 020000.00	oo (see pa	ige 676)									
											CIE	С	IC	CI	M
ADCDCCTI	L5, type R/	W, offset (	0xE14, reset	t 0x0000.00	000 (see na	age 876)							-		-
	, ,,,,	,	,	. ,	. (	5 · · · /									
											CIE	С	IC	CI	M
ADCDCCTI	L6, type R/	W, offset (	0xE18, rese	t 0x0000.00	000 (see pa	age 876)									
											CIE	С	IC	CI	М
ADCDCCTI	L7, type R/	W, offset (	0xE1C, rese	t 0x0000.0	000 (see pa	age 876)									
											CIE	С	IC	CI	М
ADCDCCM	IP0, type R	/W, offset	0xE40, rese	t 0x0000.0	000 (see p	age 878)									
										MP1					
										MP0					
ADCDCCM	IP1, type R	/W, offset	0xE44, rese	it 0x0000.0	000 (see p	age 878)				MD4					
										MP1 MP0					
ADCDCCM	IP2 type R	/W offeat	0xE48, rese	at 0×0000 0		age 878)				IVIFO					
ADCDCCIVI	ir z, type K	vv, onset	UAL40, 1656		ood (see p	age 0/0)									
				1					CO	MP1					
										MP1 MP0					
ADCDCCM	IP3, type R	/W, offset	0xE4C, rese	et 0x0000.0	)000 (see p	age 878)				MP1 MP0					
ADCDCCM	IP3, type R	/W, offset	0xE4C, rese	et 0x0000.0	<b>1000</b> (see p	age 878)			CO						
ADCDCCM	IP3, type R	/W, offset	0xE4C, rese	et 0x0000.C	<b>1000</b> (see p	age 878)			co	MP0					
			0xE4C, rese						co	MP0 MP1					
									co	MP0 MP1					
									CO CO CO	MP0 MP1 MP0					
ADCDCCM	IP4, type R	/W, offset		et 0x0000.0	0000 (see p	age 878)			CO CO CO	MP0 MP1 MP0 MP1					
ADCDCCM	IP4, type R	/W, offset	0xE50, rese	et 0x0000.0	0000 (see p	age 878)			CO CO CO	MP1 MP0 MP1 MP0 MP1 MP0					
ADCDCCM	IP4, type R	/W, offset /W, offset	0xE50, rese	et 0x0000.0	0000 (see p	age 878)			CO CO CO	MP1 MP0 MP1 MP1 MP0					
ADCDCCM	IP4, type R	/W, offset /W, offset	0xE50, rese	et 0x0000.0	0000 (see p	age 878)			CO CO CO CO CO	MP0 MP1 MP0 MP1 MP0 MP1 MP0 MP1 MP0					
ADCDCCM	IP4, type R	/W, offset /W, offset	0xE50, rese	et 0x0000.0	0000 (see p	age 878)			CO CO CO CO CO	MP0  MP1  MP0  MP1  MP0  MP1  MP0  MP1  MP0  MP1					
ADCDCCM	IP4, type R	/W, offset /W, offset /W, offset	0xE50, rese	et 0x0000.0	1000 (see p.	age 878) age 878)			CO CO CO CO CO	MP0 MP1 MP0 MP1 MP0 MP1 MP0 MP1 MP0					
ADCDCCM	IP4, type R	/W, offset /W, offset /W, offset	0xE50, rese	et 0x0000.0	1000 (see p.	age 878) age 878)			CO CO CO CO CO	MP0 MP1 MP0 MP1 MP0 MP1 MP0 MP1 MP0 MP1 MP0					
ADCDCCM	IP4, type R	/W, offset /W, offset /W, offset	0xE50, rese	et 0x0000.0	1000 (see p.	age 878) age 878)			CO CO CO CO CO CO CO	MP0 MP1 MP0					
ADCDCCM ADCDCCM	IP4, type R	/W, offset /W, offset /W, offset	0xE50, rese	et 0x0000.0	10000 (see p. 10	age 878) age 878) age 878)			CO CO CO CO CO CO CO	MP0 MP1 MP0 MP1 MP0 MP1 MP0 MP1 MP0 MP1 MP0					
ADCDCCM ADCDCCM	IP4, type R	/W, offset /W, offset /W, offset	0xE50, rese	et 0x0000.0	10000 (see p. 10	age 878) age 878) age 878)		TS	CO CO CO CO CO CO CO	MP0 MP1 MP0	RSL			TY	DE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPC, t	ype R/W, of	fset 0xFC4	, reset 0x0	000.0007 (	see page 88	31)									
													S	R	
ADCCC, t	ype R/W, o	fset 0xFC8	3, reset 0x0	000.0000 (	see page 88	32)									
													С	S	
UARTO E UART1 E UART2 E UART3 E UART4 E UART5 E UART6 E	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40	00.C000 00.D000 00.E000 00.F000 01.0000 01.1000 01.2000	is Recei	vers/IIa	nsmitter	S (UAN)	13)								
UARTDR,	type R/W,	offset 0x00	0, reset 0x	0000.0000	(see page 8	97)									
				OE	BE	PE	FE				DA	ATA			1
UARTRSF	R/UARTECE	R, type RO,	offset 0x0	04, reset 0:	x0000.0000	(Read-Onl	y Status R	egister) (se	e page 899	)					
							-	1							
												OE	BE	PE	FE
UARTRSE	R/UARTECE	R. type WO.	. offset 0x0	04. reset 0	x0000.0000	(Write-On	ly Error Cle	ar Registe	r) (see page	e 899)					
		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,			(	, =		, (000 p.03						
											DA	I ATA			
ΠΑRTER	tyne RO o	ffset OxO18	reset 0x0	1 000 0090 <i>(</i> :	see page 90	12)									
OAKIIIK,	type ito, o	11361 000 10	, 16361 020		see page se	,,,									
							RI	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
IIADTII DI	B tune B/M	l offoot Ovi	120 roost 0	×0000 000	<b>0</b> (222 page	005)	IXI	INIL	IXXII	IXII	IXIL	1 0001	DCD	DOIN	013
UAKTILPI	K, type K/W	, onset uxt	Jzu, reset u	X0000.000	0 (see page	905)									
											II DE	) (OD			
	D / D00					000)					ILPL	OVSR			
UARTIBR	D, type R/V	, offset ux	U24, reset (	JX0000.000	00 (see page	906)		1							
							DIV	/INT							
UARTFBF	RD, type R/\	N, offset 0x	(028, reset	0x0000.00	00 (see pag	e 907)									
												DIVE	RAC		
UARTLCF	RH, type R/\	N, offset 0x	(02C, reset	0x0000.00	000 (see pag	ge 908)									
								SPS	WL	.EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0	k0000.0300	(see page	910)									
CTSEN	RTSEN			RTS	DTR	RXE	TXE	LBE	LIN	HSE	EOT	SMART	SIRLP	SIREN	UARTEN
UARTIFLS	S, type R/W	, offset 0x0	034, reset 0	x0000.001	2 (see page	914)									
											RXIFLSEL			TXIFLSEL	
UARTIM,	type R/W, o	ffset 0x038	3, reset 0x0	000.0000	see page 9°	16)									
LME5IM	LME1IM	LMSBIM	9BITIM		OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM	DSRIM	DCDIM	CTSIM	RIIM
UARTRIS	, type RO, o	offset 0x030	C, reset 0x	0000.000F	(see page 9	920)	-	-					-	-	
LME5RIS	LME1RIS	LMSBRIS	9BITRIS		OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	DSRRIS	DCDRIS	CTSRIS	RIRIS
UARTMIS	, type RO,	offset 0x04	0, reset 0x0	0000.0000	(see page 9	24)	-								
	,				. •										
LME5MIS	LME1MIS	LMSBMIS	9BITMIS		OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	DSRMIS	DCDMIS	CTSMIS	RIMIS
													,5	5	

	1	1			1										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARTICR	, type W1C	, offset 0x0	44, reset 0	k0000.0000	(see page	928)									
LME5IC	LME1IC	LMSBIC	9BITIC		OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	DSRMIC	DCDMIC	CTSMIC	RIMIC
UARTDM	ACTL, type	R/W, offse	t 0x048, res	et 0x0000.	0000 (see	page 930)									
													DMAERR	TXDMAE	RXDMA
UARTLCT	L, type R/V	V, offset 0x	090, reset 0	0000.000×0	0 (see pag	e 931)									
										BL	EN				MASTER
UARTLSS	, type RO,	offset 0x09	4, reset 0x0	0000.0000	(see page s	932)									
							Т	SS							
UARTLTIN	M, type RO,	offset 0x0	98, reset 0x	0000.0000	(see page	933)									
							TIN	л ИER							
UART9BI	TADDR, typ	e R/W, offs	set 0x0A4, r	eset 0x000	0.0000 (se	e page 934									
	, ,,,,		,-		(,,,,	. 5									
9BITEN											ΑI	DDR			
	TAMASK to	vne R/W. of	fset 0x0A8,	reset 0x0	000.00FF (	see nage 93	15)	1							
	.,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				Joo page or									
			RAN	IGF							M	I ASK			
IARTER	type PO o	ffeet OvECO	), reset 0x0(		see nage 0'	36)									
OAKIII,	type ito, o	II 30t OXI OC	, 16361 020	000.0003 (3	ec page 3	30)									
														NB	SC
LIADTCC	ture DAM	offeet OvEC	`0	0000 0000	(222 222	027)								IND	30
UARTCC,	type R/vv,	Offiset UXFC	8, reset 0x	0000.0000	(see page	937)									
														<u> </u>	
		DO 11				000)							С	<u> </u>	
UARTPER	ipniD4, typ	e RO, onse	t 0xFD0, re	set uxuuuu	.0000 (see	page 938)									
											Р	ID4			
UARTPeri	iphID5, typ	e RO, offse	t 0xFD4, re	set 0x0000	.0000 (see	page 939)									
											Р	ID5			
UARTPeri	iphID6, typ	e RO, offse	t 0xFD8, re	set 0x0000	.0000 (see	page 940)									
											Р	ID6			
UARTPeri	iphID7, typ	e RO, offse	t 0xFDC, re	set 0x0000	0.0000 (see	page 941)									
											Р	ID7			
UARTPeri	iphID0, typ	e RO, offse	t 0xFE0, res	set 0x0000	.0060 (see	page 942)									
											Р	ID0			
UARTPeri	iphID1, typ	e RO, offse	t 0xFE4, res	set 0x0000	.0000 (see	page 943)									
											Р	ID1			
UARTPeri	iphID2, typ	e RO, offse	t 0xFE8, res	set 0x0000	.0018 (see	page 944)									
					, i	, ,									
											P	I ID2			
UARTPeri	iphID3. tvn	e RO. offse	t 0xFEC, re	set 0x0000	.0001 (see	page 945)		1			· ·				
	.p.,, cyp	, 01136	. 37. 20, 16			page 545)									
											D	ID3			
											Р	יטיי			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPC	ellID0, type	RO, offset	0xFF0, rese	et 0x0000.0	JOOD (see p	page 946)		1				1			
											CI	D0			
LIARTPC	ellID1, type	RO offset	0xFF4 res	et OxOOOO (	NOFO (see n	age 947)		<u> </u>							
OAKII O	emb i, type	10, 011361	0,114,163		<b>501 0</b> (300 p	age 347)									
											CI	l D1			
UARTPC	ellID2, type	RO, offset	0xFF8, rese	et 0x0000.0	0005 (see p	age 948)									
									ı		CI	D2	ı	ı	1
UARTPC	ellID3, type	RO, offset	0xFFC, res	et 0x0000.	00B1 (see p	page 949)									
											CI	D3			
SSI0 ba SSI1 ba SSI2 ba	ronous S se: 0x4000 se: 0x4000 se: 0x4000 se: 0x4000	.8000 .9000 .A000	егтасе (S	551)											
SSICR0,	type R/W, of	fset 0x000	), reset 0x00	000.0000 (s	see page 96	55)									
			SC					SPH	SPO	FI	RF		D:	SS	
SSICR1,	type R/W, of	fset 0x004	, reset 0x00	)00.0000 (s	see page 96	57)		1							
											ГОТ	COD	MC	005	LDM
CCIDB 6	no D/M offi	not 0×000	rooot Ov000	0000 (00	000000000000000000000000000000000000000	))					EOT	SOD	MS	SSE	LBM
SSIDK, IJ	pe R/W, offs	set uxuuo,	Teset uxuut	J <b>u.0000</b> (Se	e page 908	') 									
							D.	I ATA							
SSISR. tv	pe RO, offs	et 0x00C.	reset 0x000	0.0003 (se	e page 970	)									
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				- paga ara	,									
											BSY	RFF	RNE	TNF	TFE
SSICPSR	R, type R/W,	offset 0x0	10, reset 0x	0000.0000	(see page s	972)		1							-
											CPSI	DVSR			
SSIIM, ty	pe R/W, offs	et 0x014, ı	reset 0x000	0.0000 (se	e page 973)	)									
												TXIM	RXIM	RTIM	RORIM
SSIRIS, t	ype RO, offs	et 0x018,	reset 0x000	0.0008 (se	e page 974	)						TXIM	RXIM	RTIM	RORIM
SSIRIS, t	ype RO, offs	et 0x018,	reset 0x000	0.0008 (se	e page 974	)							RXIM	RTIM	RORIM
												TXIM	RXIM	RTIM	
	ype RO, offs														
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, t	ype RO, offs	set 0x01C,	reset 0x000	00.0000 (se	ee page 976	5)									RORRIS
SSIMIS, t		set 0x01C,	reset 0x000	00.0000 (se	ee page 976	5)						TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, t	ype RO, offs	set 0x01C,	reset 0x000	00.0000 (se	ee page 976	5)						TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, t	ype RO, offs	set 0x01C, fset 0x02C	reset 0x000	00.0000 (se	ee page 976	78)						TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, t	ype RO, offs	set 0x01C, fset 0x02C	reset 0x000	00.0000 (se	ee page 976	78)						TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, t	ype RO, offs	set 0x01C, fset 0x02C	reset 0x000	00.0000 (se	ee page 976	78)						TXRIS	RXRIS	RTRIS RTMIS RTIC	RORRIS
SSIMIS, t	ype RO, offs ype W1C, of	set 0x01C, fset 0x02C W, offset 0	reset 0x000 ), reset 0x00 )x024, reset	00.0000 (se	see page 976	78) ge 979)						TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, t	ype RO, offs	set 0x01C, fset 0x02C W, offset 0	reset 0x000 ), reset 0x00 )x024, reset	00.0000 (se	see page 976	78) ge 979)						TXRIS	RXRIS	RTRIS RTMIS RTIC	RORRIS
SSIMIS, t	ype RO, offs ype W1C, of	set 0x01C, fset 0x02C W, offset 0	reset 0x000 ), reset 0x00 )x024, reset	00.0000 (se	see page 976	78) ge 979)						TXRIS	RXRIS	RTRIS RTMIS RTIC	RORRIS
SSIMIS, t	ype RO, offs ype W1C, of	oet 0x01C, fset 0x02C  N, offset 0  eet 0xFC8,	reset 0x000 0, reset 0x00 0x024, reset , reset 0x00	00.0000 (se	see page 976	(3) (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4						TXRIS	RXRIS	RTRIS  RTMIS  RTIC  TXDMAE	RORRIS
SSIMIS, t	ype W1C, of	oet 0x01C, fset 0x02C  N, offset 0  eet 0xFC8,	reset 0x000 0, reset 0x00 0x024, reset , reset 0x00	00.0000 (se	see page 976	(3) (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4						TXRIS	RXRIS	RTRIS  RTMIS  RTIC  TXDMAE	RORRIS

1245

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIPeriphI	D5, type R0	D, offset 0	xFD4, reset	t 0x0000.00	<b>00</b> (see pa	ige 982)		ļ				l			
											PI	D5			
SIPeriphIC	D6, type R0	O, offset 0	xFD8, reset	t 0x0000.00	<b>00</b> (see pa	ige 983)									
											PI	D6			
SSIPeriphIE	D7, type R0	O, offset 0	xFDC, rese	t 0x0000.00	000 (see pa	age 984)		1				ı			
DOIDi - i - i - I	20 to D	2 - 65 - 4 0		00000.00	00 /	005)					PI	D7			
SiPeriphiL	Ju, type Ru	), offset u	xFE0, reset	0x0000.00	22 (see pa	ige 985)									
											DI	D0			
SSIPerinhII	01 type R0	O offset ()	xFE4, reset	0×0000 00	00 (see na	ne 986)									
Jon Cripine	31, t <b>yp</b> 01tt	5, 011501 0	XI 24, 1000	0,0000.00	oo (occ pa	ige 500)									
											PI	I D1			
SIPeriphI	D2, type R0	O, offset 0	xFE8, reset	0x0000.00	<b>18</b> (see pa	ige 987)		1							
											PI	D2			
SSIPeriphIC	D3, type R0	O, offset 0	xFEC, rese	t 0x0000.00	001 (see pa	age 988)									
											PI	D3			
SIPCeIIID	0, type RO,	offset 0x	FF0, reset (	0x0000.000	<b>D</b> (see pag	je 989)									
											CI	D0			
SSIPCelIID1	1, type RO,	offset 0x	FF4, reset (	0x0000.00F	0 (see pag	e 990)		1							
						204)					CI	D1			
SSIPCeIIID2	2, type RO,	, offset 0x	FF8, reset (	0x0000.000	<b>5</b> (see pag	e 991)									
											CI	D2			
SSIDCAIIID	3 type PO	offeat Ov	FFC, reset	0~0000 005	21 (see pa	ne 002)						<u> </u>			
JOIF CEILID	s, type KO,	, Oliset UX	i i c, reser	0.0000.001	i (see paç	Je 992)									
											CI	l D3			
ntor Inte	aratad	Circuit	(I <sup>2</sup> C) Inte	rfaco				ļ.			-				
<sup>2</sup> C Mast		Circuit	(i C) iiite	ilace											
2C 0 base		0000													
2C 1 base	e: 0x4002	.1000													
2C 2 base 2C 3 base															
2C 4 base															
			, reset 0x00	200 0000											
ZCIVISA, LY	pe K/w, on	iset uxuuu	, reset uxut	000.0000											
											SA				R/S
	pe RO. offs	set 0x004	reset 0x00	00.0000 (R	ead-Only 9	Status Regi	ster)								.00
2CMCS. fvi	r >, one			- 3.5555 (14	Jiny (		,								
2CMCS, typ								CLKTO	BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	
2CMCS, ty															BUSY
	pe WO, off	set 0x004	, reset 0x00	000.0000 (W	/rite-Only	Control Reg	gister)					ı	-		BUSY
	pe WO, off	set 0x004	, reset 0x00	000.0000 (W	/rite-Only	Control Reg	gister)								BUSY
	pe WO, off	set 0x004	, reset 0x00	000.0000 (W	/rite-Only	Control Re	gister)					ACK	STOP	START	
2CMCS, tyl			, reset 0x00		/rite-Only	Control Re	gister)					ACK	STOP		RUN
2CMCS, tyl					/rite-Only	Control Re	gister)					ACK	STOP		

2CMMIS, type RQ, offset 0x018, reset 0x0000.0000  CLKIIC IC  2CMCR, type WO, offset 0x020, reset 0x0000.0000  CLKIC IC  2CMCR, type RW, offset 0x020, reset 0x0000.0000  SFE MFE LPBI  2CMCLKOCNT, type RW, offset 0x024, reset 0x0000.0000  CNTL  2CMBMON, type RQ, offset 0x02C, reset 0x0000.0000  CNTL  2CMBMON, type RQ, offset 0x02C, reset 0x0000.0000  SDA SCI  Inter-Integrated Circuit (I <sup>2</sup> C) Interface  2C Slave  2C O base: 0x4002.0000 2C 1 base: 0x4002.0000 2C 1 base: 0x4002.0000 2C 3 base: 0x4002.0000 2C 3 base: 0x4002.0000 2C 5 base: 0x4002.0000  COAR  COAR  COAR  COAR  COAR  CREE  CCSCSR, type RQ, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TPR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAMMS, type RO, offset 0x010, reset 0x0000.0000   CAMMS   MIS	2CMTPR,	type R/W,	offset 0x00	OC, reset 0x	0000.0001											
CAMMS, type RO, offset 0x010, reset 0x0000.0000   CAMMS   MIS																
CLKRIS. type RO, offset 0x014, reset 0x0000,0000  CLKRIS RIS  CCMMIR. type RO, offset 0x016, reset 0x0000,0000  CLKRIS RIS  CCMMIR. type RW, offset 0x016, reset 0x0000,0000  CLKRIS RIS  CCMMIR. type RW, offset 0x016, reset 0x0000,0000  CLKRIS RIS  CCMMIR. type RW, offset 0x016, reset 0x0000,0000  CRITL  CCMMIR. type RW, offset 0x024, reset 0x0000,0000  CNTL  CCMMIR. type RW, offset 0x024, reset 0x0000,0000  CNTL  CCMMIR. type RW, offset 0x025, reset 0x0000,0000  CNTL  CCMMIR. type RW, offset 0x026, reset 0x0000,0000  CNTL  CCMMI													TPR			
CCMMIS, type RO, offset 0x014, reset 0x0000,0000  CLKRIS RIS  CCMMIS, type RO, offset 0x016, reset 0x0000,0000  CLKRIS MIS  CCMMIR, type RW, offset 0x016, reset 0x0000,0000  CLKRIS MIS  CCMCR, type RW, offset 0x016, reset 0x0000,0000  CLKRIC IC  CCMCR, type RW, offset 0x020, reset 0x0000,0000  CNTL  CCMCRON, type RW, offset 0x024, reset 0x0000,0000  CNTL  CCMBNON, type RW, offset 0x024, reset 0x0000,0000  CNTL  CCMBNON, type RW, offset 0x026, reset 0x0000,0000  CNTL  CCMSNON, type RW, offset 0x026, reset 0x0000,0000  CNTL  CCMSNON, type RW, offset 0x026, reset 0x0000,0000  CNTL  CCMSNON, type RW, offset 0x000, reset 0x0000,0000  CO to base (0x4002,0000) CO to bas	2CMIMR,	type R/W, o	offset 0x01	0, reset 0x0	0000.0000											
CCMMIS, type RO, offset 0x014, reset 0x0000,0000  CLKRIS RIS  CCMMIS, type RO, offset 0x016, reset 0x0000,0000  CLKRIS MIS  CCMMIR, type RW, offset 0x016, reset 0x0000,0000  CLKRIS MIS  CCMCR, type RW, offset 0x016, reset 0x0000,0000  CLKRIC IC  CCMCR, type RW, offset 0x020, reset 0x0000,0000  CNTL  CCMCRON, type RW, offset 0x024, reset 0x0000,0000  CNTL  CCMBNON, type RW, offset 0x024, reset 0x0000,0000  CNTL  CCMBNON, type RW, offset 0x026, reset 0x0000,0000  CNTL  CCMSNON, type RW, offset 0x026, reset 0x0000,0000  CNTL  CCMSNON, type RW, offset 0x026, reset 0x0000,0000  CNTL  CCMSNON, type RW, offset 0x000, reset 0x0000,0000  CO to base (0x4002,0000) CO to bas																
CLKRIS RIS  ZCMMIS, type RO, offset 0x015, reset 0x0000,0000  CLKMIS MIS  ZCMICR, type WO, offset 0x01C, reset 0x0000,0000  CLKIC IC  ZCMCR, type RW, offset 0x020, reset 0x0000,0000  CLKIC IC  ZCMCLKCCNT, type RW, offset 0x020, reset 0x0000,0000  CNTL  ZCMRUNCHCCNT, type RW, offset 0x020, reset 0x0000,0000  CNTL  ZCMRUNCHCCNT, type RW, offset 0x020, reset 0x0000,0000  CNTL  ZCMBMON, type RO, offset 0x02C, reset 0x0000,0000  CNTL  ZCMBMON, type RO, offset 0x00C, reset 0x0000,0000  CNTL  ZCMBMON, type RO, offset 0x00C, reset 0x0000,0000  ZCSCAR, type RW, offset 0x00C, reset 0x0000,0000  CNTL  ZCSCSR, type RW, offset 0x00C, reset 0x0000,0000  CNTL  ZCSCSR, type RW, offset 0x00C, reset 0x0000,0000  ZCSCAR, type RW, offset 0x00C, reset 0x0000,0000  ZCSCAR, type RW, offset 0x00C, reset 0x0000,0000  ZCSCAR, type RW, offset 0x00C, reset 0x0000,0000  ZCSCSCR, type RW, offset 0x00C, reset 0x0000,0000  ZCSCAR, type															CLKIM	IM
2CMMIS, type RO, offset 0x015, reset 0x0000.0000  CLKGIIS MIS  2CMICR, type WO, offset 0x01C, reset 0x0000.0000  CLKIC IC  CCMICR, type RW, offset 0x020, reset 0x0000.0000  CLKIC IC  CCMIL  CCMIL  CCMIL  CCMIL  CNTL	I2CMRIS,	type RO, of	ffset 0x014	, reset 0x00	000.000											
2CMMIS, type RO, offset 0x015, reset 0x0000.0000  CLKGIIS MIS  2CMICR, type WO, offset 0x01C, reset 0x0000.0000  CLKIC IC  CCMICR, type RW, offset 0x020, reset 0x0000.0000  CLKIC IC  CCMIL  CCMIL  CCMIL  CCMIL  CNTL																
CLIMIS MIS  ZCMICR, type WO, offset 0x01C, reset 0x0000.0000  CCMICR, type RW, offset 0x02C, reset 0x0000.0000  SPE MFE LPB  ZCMICLKOCNT, type RW, offset 0x02C, reset 0x0000.0000  CNTL  ZCMISMON, type RO, offset 0x02C, reset 0x0000.0000  SDA SCI  Anter-Integrated Circuit (I <sup>2</sup> C) Interface  ZC Disses: 0x4002.0000  ZC 1 Dase: 0x4002.0000  ZC Dase: 0x4002.00000  ZC Dase: 0x4002.00000000  ZC Dase: 0x4002.000000  ZC Dase: 0x4002.000000  ZC Dase: 0x4002.000000000000000000000000000000000															CLKRIS	RIS
CCMICR, type WO, offset 0x01C, reset 0x0000.0000  CCMCR, type RW, offset 0x028, reset 0x0000.0000  SFE MFE LPBI  CCMCLKOCNT, type RW, offset 0x024, reset 0x0000.0000  CCNTL  CCMBMON, type RO, offset 0x02C, reset 0x0000.0000  INTER-Integrated Circuit (1 <sup>2</sup> C) Interface  CS Slave  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.00000  CS Disses: 0x4002.00000  CS Disses: 0x4002.00000  CS Disse	I2CMMIS,	type RO, of	ffset 0x018	3, reset 0x00	000.000											
CCMICR, type WO, offset 0x01C, reset 0x0000.0000  CCMCR, type RW, offset 0x028, reset 0x0000.0000  SFE MFE LPBI  CCMCLKOCNT, type RW, offset 0x024, reset 0x0000.0000  CCNTL  CCMBMON, type RO, offset 0x02C, reset 0x0000.0000  INTER-Integrated Circuit (1 <sup>2</sup> C) Interface  CS Slave  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.0000  CS Disses: 0x4002.00000  CS Disses: 0x4002.00000  CS Disses: 0x4002.00000  CS Disses: 0x4002.00000  CS Disse																
CLKIC IC  CCMCR, type R.W., offset 0x020, reset 0x0000.0000  CCMCLKOCNT, type R.W., offset 0x024, reset 0x0000.0000  CNTL  CCMBMON, type RO, offset 0x02C, reset 0x0000.0000  CNTL															CLKMIS	MIS
2CMCR, type R/W, offset 0x020, reset 0x0000.0000  2CMCLKOCNT, type R/W, offset 0x024, reset 0x0000.0000  CNTL  2CMBMON, type RO, offset 0x02C, reset 0x0000.0000  SDA SCI  nter-integrated Circuit (I <sup>2</sup> C) Interface  2C Slave  2C 0 base: 0x4002.0000  2C 1 base: 0x4002.0000  2C 1 base: 0x4002.0000  2C 2 base: 0x4002.0000  2C 2 base: 0x4002.0000  2C 3 base: 0x4002.0000  2C 4 base: 0x4002.0000  2C 5 base: 0x4002.0000  2C 5 base: 0x4000.0000  2C 5 base: 0x4000.0000  2C 5 base: 0x4000.0000  2C 5 base: 0x4000.00000  2C 5 base: 0x4000.0000  2CSOAR, type R/W, offset 0x804, reset 0x0000.0000  CNTL  OAR  2CSCSR, type RO, offset 0x804, reset 0x0000.0000  DATA  2CSCSR, type R/W, offset 0x806, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type R/W, offset 0x80C, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000	I2CMICR,	type WO, o	ffset 0x010	C, reset 0x0	0000.0000											
2CMCR, type R/W, offset 0x020, reset 0x0000.0000  2CMCLKOCNT, type R/W, offset 0x024, reset 0x0000.0000  CNTL  2CMBMON, type RO, offset 0x02C, reset 0x0000.0000  SDA SCI  nter-integrated Circuit (I <sup>2</sup> C) Interface  2C Slave  2C 0 base: 0x4002.0000  2C 1 base: 0x4002.0000  2C 1 base: 0x4002.0000  2C 2 base: 0x4002.0000  2C 2 base: 0x4002.0000  2C 3 base: 0x4002.0000  2C 4 base: 0x4002.0000  2C 5 base: 0x4002.0000  2C 5 base: 0x4000.0000  2C 5 base: 0x4000.0000  2C 5 base: 0x4000.0000  2C 5 base: 0x4000.00000  2C 5 base: 0x4000.0000  2CSOAR, type R/W, offset 0x804, reset 0x0000.0000  CNTL  OAR  2CSCSR, type RO, offset 0x804, reset 0x0000.0000  DATA  2CSCSR, type R/W, offset 0x806, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type R/W, offset 0x80C, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000																
2CMCLKOCNT, type R/W, offset 0x024, reset 0x0000.0000  2CMBMON, type RO, offset 0x02C, reset 0x0000.0000  2CMBMON, type RO, offset 0x02C, reset 0x0000.0000  3DA SCI  Inter-Integrated Circuit (I <sup>2</sup> C) Interface  2C Stave  2C 10 bass: 0x4002.0000  2C 10 bass: 0x4002.0000  2C 2 bass: 0x4002.0000  2C 3 bass: 0x4002.0000  2C 3 bass: 0x4002.0000  2C 4 bass: 0x400C.0000  2C 5 bass: 0x400C.0000  2C 5 bass: 0x400C.0000  2C 5 bass: 0x400C.0000  2CSOAR, type R/W, offset 0x804, reset 0x0000.0000  CCSCSR, type RO, offset 0x804, reset 0x0000.0000  ARE  2CSCSR, type WO, offset 0x804, reset 0x0000.0000  DATA  2CSIMR, type R/W, offset 0x806, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000															CLKIC	IC
2CMCLKOCNT, type RW, offset 0x024, reset 0x0000.0000  CNTL  2CMBMON, type RO, offset 0x02C, reset 0x0000.0000  SDA SCI  Inter-Integrated Circuit (I <sup>2</sup> C) Interface <sup>2</sup> C Slave  2.0 Dasse: 0x40002.0000  2.1 Dasse: 0x40002.0000  2.2 Dasse: 0x40002.0000  2.2 Dasse: 0x40002.0000  2.2 Dasse: 0x40002.0000  2.3 Dasse: 0x40002.0000  2.4 Dasse: 0x40002.0000  2.5 Dasse: 0x40002.0000  2.5 Dasse: 0x40002.0000  2.6 Sbase: 0x40002.0000  2.6 Sbase: 0x40002.0000  2.8 SDAR, type RW, offset 0x804, reset 0x0000.0000  CRSCAR, type RW, offset 0x804, reset 0x0000.0000  CRSCAR, type RW, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DAR  2CSSR, type RW, offset 0x808, reset 0x0000.0000  DATA  2CSSR, type RW, offset 0x806, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000	I2CMCR, t	type R/W, of	ffset 0x020	), reset 0x0	000.0000											
2CMCLKOCNT, type RW, offset 0x024, reset 0x0000.0000  CNTL  2CMBMON, type RO, offset 0x02C, reset 0x0000.0000  SDA SCI  Inter-Integrated Circuit (I <sup>2</sup> C) Interface <sup>2</sup> C Slave  2.0 Dasse: 0x40002.0000  2.1 Dasse: 0x40002.0000  2.2 Dasse: 0x40002.0000  2.2 Dasse: 0x40002.0000  2.2 Dasse: 0x40002.0000  2.3 Dasse: 0x40002.0000  2.4 Dasse: 0x40002.0000  2.5 Dasse: 0x40002.0000  2.5 Dasse: 0x40002.0000  2.6 Sbase: 0x40002.0000  2.6 Sbase: 0x40002.0000  2.8 SDAR, type RW, offset 0x804, reset 0x0000.0000  CRSCAR, type RW, offset 0x804, reset 0x0000.0000  CRSCAR, type RW, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DAR  2CSSR, type RW, offset 0x808, reset 0x0000.0000  DATA  2CSSR, type RW, offset 0x806, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000  STOPIN STARTIM DATA  2CSRIS, type RO, offset 0x814, reset 0x0000.0000																
2CMBMON, type RO, offset 0x02C, reset 0x0000.0000  SDA SCI  Inter-Integrated Circuit (I <sup>2</sup> C) Interface <sup>2</sup> C Slave  2C 0 base: 0x4002.0000  2C 1 base: 0x4002.0000  2C 1 base: 0x4002.0000  2C 1 base: 0x4002.0000  2C 3 base: 0x4002.0000  2C 3 base: 0x4002.0000  2C 3 base: 0x4002.0000  2C 3 base: 0x4002.0000  2C 5 base: 0x4002.0000  COAR  2CSCSR, type RO, offset 0x804, reset 0x0000.0000  COAR  2CSCSR, type RO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DAA  2CSSINR, type RW, offset 0x808, reset 0x0000.0000  DATA  2CSSINR, type RW, offset 0x80C, reset 0x0000.0000  STOPIN STARTIM DATA  2CSSINS, type RO, offset 0x814, reset 0x0000.0000											SFE	MFE				LPBK
2CMBMON, type RQ, offset 0x82C, reset 0x0000.0000    SDA   SCI	12CMCLK	OCNT, type	R/W, offse	et 0x024, res	set 0x0000.	.0000										
2CMBMON, type RQ, offset 0x82C, reset 0x0000.0000    SDA   SCI																
SDA   SCI												CN	NTL			
Inter-Integrated Circuit (I <sup>2</sup> C) Interface  2 C Slave 2 C D Jase: 0x4002.0000 2 C 1 base: 0x4002.0000 2 C 2 base: 0x4002.0000 2 C 2 base: 0x4002.0000 2 C 3 base: 0x4002.0000 2 C 3 base: 0x400C.0000 2 C 5 base: 0x400C.0000 2 D D D D D D D D D D D D D D D D D D D	12CMBMO	N, type RO	, offset 0x0	02C, reset 0	0x0000.000	0										
Inter-Integrated Circuit (I <sup>2</sup> C) Interface  2 C Slave 2 C D Jase: 0x4002.0000 2 C 1 base: 0x4002.0000 2 C 2 base: 0x4002.0000 2 C 2 base: 0x4002.0000 2 C 3 base: 0x4002.0000 2 C 3 base: 0x400C.0000 2 C 5 base: 0x400C.0000 2 D D D D D D D D D D D D D D D D D D D																
2CSCSR, type RW, offset 0x804, reset 0x0000.0000 (Read-Only Status Register)  CAR2CSCSR, type RO, offset 0x804, reset 0x0000.0000 (Read-Only Status Register)  CAR2SEL FBR TREQ REE  CCSCSR, type WO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DATA  CCSDR, type RW, offset 0x808, reset 0x0000.0000  STOPIM STARTIM DATA  CCSIMS, type RO, offset 0x814, reset 0x0000.0000  STOPIS STARTIS DATAF	2 <b>C Slav</b> 2C 0 bas 2C 1 bas	<b>/e</b> se: 0x4002 se: 0x4002	2.0000 2.1000	(I <sup>2</sup> C) Inte	erface										SDA	SCL
OAR  2CSCSR, type RO, offset 0x804, reset 0x0000.0000 (Read-Only Status Register)  OAR2SEL FBR TREQ RRE  2CSCSR, type WO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DATA  2CSDR, type R/W, offset 0x808, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000	I <sup>2</sup> C Slav I2C 0 bas I2C 1 bas I2C 2 bas I2C 3 bas I2C 4 bas	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000	2.0000 2.1000 2.2000 2.3000 C.0000	(I <sup>2</sup> C) Inte	erface										SDA	SCL
2CSCSR, type RO, offset 0x804, reset 0x0000.0000 (Read-Only Status Register)  OAR2SEL FBR TREQ RRE 2CSCSR, type WO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DATA  2CSDR, type R/W, offset 0x808, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPIS STARTIS DATAF	I <sup>2</sup> C Slav I2C 0 bas I2C 1 bas I2C 2 bas I2C 3 bas I2C 4 bas I2C 5 bas	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000	2.0000 2.1000 2.2000 2.3000 C.0000 C.1000												SDA	SCL
2CSCSR, type RO, offset 0x804, reset 0x0000.0000 (Read-Only Status Register)  OAR2SEL FBR TREQ RRE 2CSCSR, type WO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DATA  2CSDR, type R/W, offset 0x808, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPIS STARTIS DATAF	I <sup>2</sup> C Slav I2C 0 bas I2C 1 bas I2C 2 bas I2C 3 bas I2C 4 bas I2C 5 bas	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000	2.0000 2.1000 2.2000 2.3000 C.0000 C.1000												SDA	SCL
OAR2SEL FBR TREQ RRE 2CSCSR, type WO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DATA 2CSDR, type R/W, offset 0x808, reset 0x0000.0000  CCSDR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA 2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPIN STARTIM DATA 2CSRIS, type RO, offset 0x814, reset 0x0000.0000	I <sup>2</sup> C Slav I2C 0 bas I2C 1 bas I2C 2 bas I2C 3 bas I2C 4 bas I2C 5 bas	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000	2.0000 2.1000 2.2000 2.3000 C.0000 C.1000												SDA	SCL
2CSCSR, type WO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DA  2CSDR, type R/W, offset 0x808, reset 0x0000.0000  DATA  2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPIS STARTIS DATAF	I <sup>2</sup> C Slav I2C 0 bas I2C 1 bas I2C 2 bas I2C 3 bas I2C 4 bas I2C 5 bas I2CSOAR,	se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W,	2.0000 2.1000 2.2000 2.3000 C.0000 C.1000 offset 0x80	00, reset 0x	0000.0000								OAR		SDA	SCL
2CSCSR, type WO, offset 0x804, reset 0x0000.0000 (Write-Only Control Register)  DA  2CSDR, type R/W, offset 0x808, reset 0x0000.0000  DATA  2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPIS STARTIS DATAF	I <sup>2</sup> C Slav I2C 0 bas I2C 1 bas I2C 2 bas I2C 3 bas I2C 4 bas I2C 5 bas	se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W,	2.0000 2.1000 2.2000 2.3000 C.0000 C.1000 offset 0x80	00, reset 0x	0000.0000	Read-Only	Status Reg	gister)					OAR		SDA	SCL
2CSDR, type R/W, offset 0x808, reset 0x0000.0000  DATA  2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTIS DATAF  2CSMIS, type RO, offset 0x814, reset 0x0000.0000	I <sup>2</sup> C Slav I2C 0 bas I2C 1 bas I2C 2 bas I2C 3 bas I2C 4 bas I2C 5 bas I2CSOAR,	se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W,	2.0000 2.1000 2.2000 2.3000 C.0000 C.1000 offset 0x80	00, reset 0x	0000.0000	Read-Only	Status Reg	gister)						CDD		
2CSDR, type R/W, offset 0x808, reset 0x0000.0000  DATA  2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTIS DATAF  2CSMIS, type RO, offset 0x814, reset 0x0000.0000	1 <sup>2</sup> C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 4 bas 12C 5 bas 12CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, type R/W,	2.0000 2.1000 2.2000 2.3000 3.0000 3.0000 6.1000 offset 0x80	00, reset 0x 4, reset 0x0	0000.0000 									FBR		
2CSDR, type R/W, offset 0x808, reset 0x0000.0000  DATA  2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTIS DATAF  2CSMIS, type RO, offset 0x814, reset 0x0000.0000	1 <sup>2</sup> C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 4 bas 12C 5 bas 12CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W,	2.0000 2.1000 2.2000 2.3000 3.0000 3.0000 6.1000 offset 0x80	00, reset 0x 4, reset 0x0	0000.0000 									FBR		
2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA  2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTIS DATAF  2CSMIS, type RO, offset 0x814, reset 0x0000.0000	1 <sup>2</sup> C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 4 bas 12C 5 bas 12CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W,	2.0000 2.1000 2.2000 2.3000 3.0000 3.0000 6.1000 offset 0x80	00, reset 0x 4, reset 0x0	0000.0000 									FBR		RREG
2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA 2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTRIS DATAF 2CSMIS, type RO, offset 0x814, reset 0x0000.0000	I <sup>2</sup> C Slav I <sup>2</sup> C 0 bas I <sup>2</sup> C 1 bas I <sup>2</sup> C 2 bas I <sup>2</sup> C 3 bas I <sup>2</sup> C 4 bas I <sup>2</sup> C 5 bas I <sup>2</sup> CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, o	2,0000 2,1000 2,2000 2,2000 2,3000 0,0000 0,1000 offset 0x80	00, reset 0x0 4, reset 0x0 4, reset 0x0	0000.0000 (f									FBR		
2CSIMR, type R/W, offset 0x80C, reset 0x0000.0000  STOPIM STARTIM DATA 2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTRIS DATAF 2CSMIS, type RO, offset 0x814, reset 0x0000.0000	I <sup>2</sup> C Slav I <sup>2</sup> C 0 bas I <sup>2</sup> C 1 bas I <sup>2</sup> C 2 bas I <sup>2</sup> C 3 bas I <sup>2</sup> C 4 bas I <sup>2</sup> C 5 bas I <sup>2</sup> CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, o	2,0000 2,1000 2,2000 2,2000 2,3000 0,0000 0,1000 offset 0x80	00, reset 0x0 4, reset 0x0 4, reset 0x0	0000.0000 (f									FBR		RREC
2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTIN DATA  2CSMIS, type RO, offset 0x814, reset 0x0000.0000	12C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 4 bas 12C 5 bas 12CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, o	2,0000 2,1000 2,2000 2,2000 2,3000 0,0000 0,1000 offset 0x80	00, reset 0x0 4, reset 0x0 4, reset 0x0	0000.0000 (f							DA	OAR2SEL	FBR		RREC
2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTRIS DATAF  2CSMIS, type RO, offset 0x814, reset 0x0000.0000	12C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 2 bas 12C 3 bas 12C 5 bas 12CSOAR,	/e se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 2.3000 2.1000 offset 0x80 offset 0x804	4, reset 0x0 4, reset 0x0 4, reset 0x0	0000.0000 (F							DA	OAR2SEL	FBR		RREG
2CSRIS, type RO, offset 0x810, reset 0x0000.0000  STOPRIS STARTRIS DATAF  2CSMIS, type RO, offset 0x814, reset 0x0000.0000	12C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 4 bas 12C 5 bas 12CSOAR,	/e se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 2.3000 2.1000 offset 0x80 offset 0x804	4, reset 0x0 4, reset 0x0 4, reset 0x0	0000.0000 (F							D/	OAR2SEL	FBR		RREC
STOPRIS STARTRIS DATAF	12C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 2 bas 12C 3 bas 12C 5 bas 12CSOAR,	/e se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 2.3000 2.1000 offset 0x80 offset 0x804	4, reset 0x0 4, reset 0x0 4, reset 0x0	0000.0000 (F							DA	OAR2SEL		TREQ	RREC DA
2CSMIS, type RO, offset 0x814, reset 0x0000.0000	I <sup>2</sup> C Slav I <sup>2</sup> C O bas I <sup>2</sup> C 1 bas I <sup>2</sup> C 2 bas I <sup>2</sup> C 3 bas I <sup>2</sup> C 3 bas I <sup>2</sup> C 4 bas I <sup>2</sup> C 5 bas I <sup>2</sup> CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 3.0000 3.0000 5.1000 offset 0x804	00, reset 0x 4, reset 0x0 4, reset 0x0 6, reset 0x0 C, reset 0x0	0000.0000 (F							DA	OAR2SEL		TREQ	RREC DA
2CSMIS, type RO, offset 0x814, reset 0x0000.0000	I <sup>2</sup> C Slav I <sup>2</sup> C O bas I <sup>2</sup> C 1 bas I <sup>2</sup> C 2 bas I <sup>2</sup> C 3 bas I <sup>2</sup> C 3 bas I <sup>2</sup> C 4 bas I <sup>2</sup> C 5 bas I <sup>2</sup> CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 3.0000 3.0000 5.1000 offset 0x804	00, reset 0x 4, reset 0x0 4, reset 0x0 6, reset 0x0 C, reset 0x0	0000.0000 (F							DA	OAR2SEL		TREQ	RREC DA
	12C Slav 12C 0 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 3 bas 12C 5 bas 12CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 3.0000 3.0000 5.1000 offset 0x804	00, reset 0x 4, reset 0x0 4, reset 0x0 6, reset 0x0 C, reset 0x0	0000.0000 (F							D/	OAR2SEL	STOPIM	TREQ	DA
STOPMIS STARTMIS DATAN	12C Slav 12C 0 bas 12C 1 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 3 bas 12C 5 bas 12CSOAR, 12CSCSR, 12CSCSR, 12CSSR, 12CSSR, 12CSSR, 12CSSR, 12CSSR, 12CSSR, 12CSSR,	se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 2.3000 C.1000 offset 0x80 offset 0x804	4, reset 0x0 4, reset 0x0 C, reset 0x0 , reset 0x00	0000.0000 (F							D/	OAR2SEL	STOPIM	TREQ	DA
	I <sup>2</sup> C Slav I <sup>2</sup> C O bas I <sup>2</sup> C 1 bas I <sup>2</sup> C 2 bas I <sup>2</sup> C 3 bas I <sup>2</sup> C 4 bas I <sup>2</sup> C 5 bas I <sup>2</sup> CSOAR, I <sup>2</sup> CSSCSR, I <sup>2</sup> CSSCSR, I <sup>2</sup> CSSCSR,	se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 2.3000 C.1000 offset 0x80 offset 0x804	4, reset 0x0 4, reset 0x0 C, reset 0x0 , reset 0x00	0000.0000 (F							D/	OAR2SEL	STOPIM	TREQ	DATAIN
	2C Slav 2C 0 bas 2C 1 bas 2C 2 bas 2C 2 bas 2C 4 bas 2C 5 bas 2CSOAR,	ye se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 3.0000 3.0000 5.1000 offset 0x804	00, reset 0x 4, reset 0x0 4, reset 0x0 6, reset 0x0 C, reset 0x0	0000.0000 (F							DA	OAR2SEL		TREQ	RREQ
STOPMIS STARTMIS DATAM	2C Slav 2C 0 bas 2C 1 bas 2C 2 bas 2C 3 bas 2C 4 bas 2C 5 bas 2CSOAR, 2CSCSR,	se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 2.3000 C.1000 offset 0x80 offset 0x804	4, reset 0x0 4, reset 0x0 C, reset 0x0 , reset 0x00	0000.0000 (F							DA	OAR2SEL	STOPIM	TREQ	DA
310FINIS DATAL	2C Slav 2C 0 bas 2C 1 bas 2C 2 bas 2C 2 bas 2C 3 bas 2C 4 bas 2C 5 bas 2CSOAR, 2CSCSR,	se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000 type R/W, of	2.0000 2.1000 2.2000 2.3000 2.3000 C.1000 offset 0x80 offset 0x804	4, reset 0x0 4, reset 0x0 C, reset 0x0 , reset 0x00	0000.0000 (F							D/	OAR2SEL	STOPIM	TREQ	DA

								T							
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	22 6	21 5	20	19 3	18	17	16
	type WO, of				10	9	0	1	0	5	4	3		ļ.	U
zosiok,	type wo, o	iset uxo io	, reset uxu												
													STOPIC	STARTIC	DATAIC
2CSOAR	2, type R/W	offeet 0v8	1C reset 0	×0000 000	n								010110	OTARTIO	DAIAIC
ZOOOAIK	z, type idit	Oliset UXU	10, 16361 0		•										
								OAR2EN				OAR2			
I2CSACK	CTL, type R	/W offset (	1x820 rese	t 0x0000 0	000			071112211				07.11.12			
	, <b>., ,, po</b>	,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,												
														ACKOVAL	ACKOE
Intor-In	tegrated	Circuit	(I <sup>2</sup> C) Into	rface											
l <sup>2</sup> C State 12C 0 bas 12C 1 bas 12C 2 bas 12C 3 bas 12C 4 bas	tus and ( se: 0x4002 se: 0x4002 se: 0x4002 se: 0x4000 se: 0x4000	2.0000 2.1000 2.2000 2.3000 2.0000	ŕ												
2CPP, typ	pe RO, offse	t 0xFC0, re	eset 0x0000	0.0000											
															HS
	ller Area ase: 0x400		(CAN)	Module											
CANCTL,	type R/W, o	ffset 0x000	), reset 0x0	0000.0001 (	see page 1	057)									
								TEST	CCE	DAR		EIE	SIE	IE	INIT
CANSTS,	type R/W, o	ffset 0x004	l, reset 0x0	0000.0000 (	see page 1	059)									
								BOFF	EWARN	EPASS	RXOK	TXOK		LEC	
CANERR,	, type RO, o	ffset 0x008	, reset 0x0	000.0000 (	see page 10	062)									
RP				REC							TE	C			
CANBIT, t	type R/W, of	fset 0x00C	, reset 0x0	000.2301 (	see page 10	063)									
		TSEG2			TS	EG1		SJ	W			BF	RP		
CANINT, t	type RO, off	set 0x010,	reset 0x00	00.0000 (se	e page 106	64)									
							IN	ITID							
CANTST,	type R/W, o	ffset 0x014	, reset 0x0	000.0000 (	see page 1	065)									
								RX	Т	X	LBACK	SILENT	BASIC		
CANBRPI	E, type R/W	offset 0x0	18, reset 0	x0000.0000	(see page	1067)									
CANBRPI	E, type R/W	offset 0x0	18, reset 0	×0000.0000	(see page	1067)									
													BR	PE.	
	E, type R/W,												BR	PE	
CANIF1C														PE	
CANIF1C	RQ, type R/	W, offset 0:	x020, reset	0x0000.00	01 (see paզ	ge 1068)						MN		PE	
CANIF1C		W, offset 0:	x020, reset	0x0000.00	01 (see paզ	ge 1068)						MN		PE	
CANIF1CI BUSY CANIF2CI	RQ, type R/	W, offset 0:	x020, reset	0x0000.00	01 (see paզ	ge 1068)							UM	PE	
BUSY CANIF2CI BUSY	RQ, type R/	N, offset 0:	x020, reset x080, reset	0x0000.00	<b>01</b> (see pag <b>01</b> (see pag	ge 1068) ge 1068)						MN	UM	PE	
BUSY CANIF2CI BUSY	RQ, type R/	N, offset 0:	x020, reset x080, reset	0x0000.00	<b>01</b> (see pag <b>01</b> (see pag	ge 1068) ge 1068)							UM	PE	
BUSY CANIF2CI BUSY	RQ, type R/	N, offset 0:	x020, reset x080, reset	0x0000.00	<b>01</b> (see pag <b>01</b> (see pag	ge 1068) ge 1068)							UM	PE	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANIF2CN	ISK, type F	R/W, offset	0x084, res	et 0x0000.0	1000 (see p	age 1069)									
								WRNRD	MASK	ARB	CONTROL	CLRINTPND	NEWDAT /	DATAA	DATA
						1070							TXRQST		
CANIF1MS	K1, type R	/W, offset	0x028, rese	t 0x0000.F	FFF (see p	age 1072)									
0.4.1150140	1/4 to D	001 - EE 4 1	0000	4 00000 F	FFF (	4070)	M	SK							
CANIFZINS	K1, type K	/vv, onset	0x088, rese	t uxuuuu.F	FFF (see p	age 1072)									
							NA:	SK							
CANIEAMS	K2 tupo B	//M offoot	0x02C, rese	* 0×0000 E	EEE (aaa r	2000 1072)	IVI	or.							
CANIFINIS	rkz, type k	/vv, onset	UXUZC, TES	et uxuuuu.r	FFF (See )	Jage 1073)									
MXTD	MDIR								MSK						
		/W offeet	0x08C, rese	at Ovonon F	FFF (see r	nage 1073)			IVIOR						
-AINI 21913	z, type K	, onset (	JA000, 1650	0.0000.F	(500)	Jage 1073)									
MXTD	MDIR								MSK						
		/W. offset (	0x030, rese	t OxOnnn n	000 (see n	age 1075)			WOR						
	, . <del>, pe</del> N	, 011361			(000 p										
							II.	D D							
CANIF2AR	B1, type R	/W, offset (	0x090, rese	t 0x0000.0	000 (see na	age 1075)	**								
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		, , , , , , , , , , , , , , , , , , ,	3,									
							l II	D							
CANIF1AR	B2, type R	/W, offset (	0x034, rese	t 0x0000.0	000 (see pa	age 1076)									
		,	,			,									
MSGVAL	XTD	DIR							ID						
	B2, type R	/W, offset (	0x094, rese	t 0x0000.0	000 (see pa	age 1076)									
MSGVAL	XTD	DIR							ID						
CANIF1MC	TL, type R	/W, offset	0x038, rese	t 0x0000.0	000 (see p	age 1078)									
NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB					DI	LC	
CANIF2MC	TL, type R	/W, offset	0x098, rese	t 0x0000.0	<b>000</b> (see p	age 1078)						I.			
NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB					DI	LC	
CANIF1DA	1, type R/V	V, offset 0x	03C, reset	0x0000.00	00 (see pa	ge 1081)									
							DA	ATA							
CANIF1DA	2, type R/V	V, offset 0x	040, reset	0x0000.000	00 (see pag	ge 1081)									
							DA	ATA							
CANIF1DB	1, type R/V	V, offset 0x	044, reset	0x0000.000	00 (see pag	ge 1081)									
							DA	ATA							
CANIF1DB	2, type R/V	V, offset 0x	048, reset	0x0000.000	00 (see pag	ge 1081)									
							DA	ATA							
CANIF2DA	1, type R/V	V, offset 0x	09C, reset	0x0000.00	00 (see pa	ge 1081)									
							DA	ATA							
CANIF2DA	2, type R/V	V, offset 0x	0A0, reset	0x0000.00	00 (see pa	ge 1081)									
							DA	ATA							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANIF2DB	1, type R/\	N, offset 0:	x0A4, reset	0x0000.00	00 (see pag	je 1081)									
							D/	ATA							
CANIF2DB	32, type R/\	N, offset 0:	x0A8, reset	0x0000.00	00 (see pag	je 1081)									
							D	ATA							
CANTXRQ	1, type RO	, offset 0x	100, reset 0	x0000.000	0 (see page	1082)									
							TXF	RQST							
CANTXRQ	2, type RO	, offset 0x	104, reset 0	x0000.000	0 (see page	1082)						1			
							TXF	RQST							
CANNWDA	A1, type R0	O, offset 0x	(120, reset (	0x0000.000	00 (see pag	e 1083)						1			
							NEV	WDAT							
CANNWDA	A2, type R0	O, offset 0>	(124, reset (	0x0000.000	00 (see pag	e 1083)									
							NEV	VDAT							
CANMSG1	INT, type F	RO, offset (	0x140, reset	t 0x0000.00	<b>000</b> (see pa	ge 1084)									
							INT	PND							
CANMSG2	INT, type F	RO, offset (	0x144, reset	t 0x0000.00	000 (see pa	ge 1084)									
							INT	PND							
CANMSG1	VAL, type	RO, offset	0x160, rese	et 0x0000.0	0000 (see pa	age 1085)									
							MS	GVAL							
CANMSG2	VAL, type	RO, offset	0x164, rese	et 0x0000.0	0000 (see pa	age 1085)									
							MS	GVAL							
		Bus (U	SB) Con	troller											
Base 0x4	005.0000														
USBFADD	R, type R/V	V, offset 0	k000, reset (	<b>0x00</b> (see p	page 1098)										
												FUNCADD	R		
USBPOWE	R, type R/	W, offset 0	x001, reset	0x20 (see	page 1099)										
								ISOUP	SOFTCONN			RESET	RESUME	SUSPEND	PWRDNPHY
USBTXIS,	type RO, o	ffset 0x00	2, reset 0x0	000 (see pa	age 1101)										
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
USBRXIS,	type RO, c	ffset 0x00	4, reset 0x0	000 (see p	age 1103)										
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	
USBTXIE,	type R/W,	offset 0x00	06, reset 0xF	FFFF (see	page 1104)										
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0
USBRXIE,	type R/W,	offset 0x00	08, reset 0xl	FFFE (see	page 1106)										
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	
USBIS, typ	e RO, offs	et 0x00A,	reset 0x00 (	see page 1	107)										
										DISCON		SOF	RESET	RESUME	SUSPEND
USBIE, typ	e R/W, offs	set 0x00B.	reset 0x06	(see page	1109)								1		
	•				•					DISCON		SOF	RESET	RESUME	SUSPEND
USBFRAM	E, type RC	), offset 0×	00C, reset (	0x0000 (se	e page 111	1)									
	, -, , , ,	,	, , , , , , , , , , ,			,				FRAME					
USBEPINY	(, type R/W	. offset 0v	00E, reset 0	x00 (see n	age 1112\										
	., ., ,, , , , , , , , , , , , , , , ,	,		(осо р	-30 · · · · · · ·								FD	IDX	
													EP	אטו	

	1	1				1	1	1				1		1	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTEST	, type R/W,	offset 0x0	0F, reset 0x	00 (see pa	ge 1113)										
									FIFOACC	FORCEFS					
USBFIFO	0, type R/W	l, offset 0x	020, reset 0	x0000.000	0 (see page	1114)									
							EPI	DATA							
							EPI	DATA							
USBFIFO	1, type R/W	, offset 0x	024, reset 0	x0000.000	0 (see page	1114)									
							EPI	DATA							
							EPI	DATA							
USBFIFO:	2, type R/W	, offset 0x	028, reset 0	x0000.0000	0 (see page	1114)									
							EPI	DATA							
							EPI	DATA							
USBFIFO:	3, type R/W	, offset 0x	02C, reset 0	0000.000x0	0 (see page	1114)									
							EPI	DATA							
							EPI	DATA							
USBFIFO	4, type R/W	, offset 0x	030, reset 0	×0000.000	0 (see page	1114)									
								DATA							
							EPI	DATA							
USBFIFO	5, type R/W	, offset 0x	034, reset 0	x0000.000	0 (see page	1114)									
								DATA							
							EPI	DATA							
USBFIFO	6, type R/W	l, offset 0x	038, reset 0	x0000.000	0 (see page	1114)									
							EPI	DATA							
							EPI	DATA							
USBFIFO	7, type R/W	l, offset 0x	03C, reset 0	0x0000.000	0 (see page	1114)									
								DATA							
							EPI	DATA							
USBTXFI	FOSZ, type	R/W, offse	et 0x062, res	set 0x00 (s	ee page 11	15)									
											DPB		SI	ZE	
USBRXFII	FOSZ, type	R/W, offse	et 0x063, res	set 0x00 (s	ee page 11	15)									
											DPB		SI	ZE	
USBTXFI	FOADD, typ	oe R/W, off	set 0x064, r	eset 0x000	00 (see page	e 1116)									
											ADDR				
USBRXFII	FOADD, ty	pe R/W, off	fset 0x066, ı	reset 0x000	00 (see pag	e 1116)									
											ADDR				
USBCON.	TIM, type R	/W, offset	0x07A, rese	t 0x5C (se	e page 1117	7)									
									WT	CON			W.	TID	
USBFSEC	OF, type R/V	N, offset 0x	x07D, reset	0x77 (see p	page 1118)										
											FSE	OFG			
USBLSEC	OF, type R/V	N, offset 0x	k07E, reset	<b>0x72</b> (see p	page 1119)										
											LSE	OFG			
USBTXMA	AXP1, type	R/W, offse	t 0x110, res	et 0x0000	(see page 1	120)									
										MAXLOAD					
USBTXMA	AXP2, type	R/W, offse	t 0x120, res	et 0x0000	(see page 1	1120)									
										MAXLOAD					
USBTXMA	AXP3, type	R/W, offse	t 0x130, res	et 0x0000	(see page 1	1120)									
										MAXLOAD	l				
USBTXMA	AXP4, type	R/W, offse	t 0x140, res	et 0x0000	(see page 1	1120)									
										MAXLOAD					
USBTXMA	AXP5, type	R/W, offse	t 0x150, res	et 0x0000	(see page 1	1120)									
										MAXLOAD					
USBTXMA	AXP6, type	R/W, offse	t 0x160, res	set 0x0000	(see page 1	1120)									_
										MAXLOAD	ı				

1251

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBTXMA	XP7, type I	R/W, offset	0x170, res	et 0x0000	(see page 1	120)									
										MAXLOAD					
USBCSRL	.0, type W1	C, offset 0	x102, reset	0x00 (see	page 1121)										
								SETENDC	RXRDYC	STALL	SETEND	DATAEND	STALLED	TXRDY	RXRDY
USBCSRH	I0, type W1	C, offset 0:	x103, reset	0x00 (see	page 1123)							ı			
LIODOGUA	ITO 4 D	0 0 -	-400	000 /	1101)										FLUSH
USBCOOK	NT0, type R	o, onset u	x106, reset	uxuu (see	page 1124)							COUNT			
USBTXCS	RL1, type F	R/W. offset	0x112. res	et 0x00 (se	e page 112	5)						000141			
	, ,,,,,	,	,		- 1 - 3 -				CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RL2, type F	R/W, offset	0x122, res	et 0x00 (se	e page 112	5)									
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RL3, type F	R/W, offset	0x132, res	et 0x00 (se	e page 112	5)									
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RL4, type F	R/W, offset	0x142, res	et 0x00 (se	e page 112	5)			01.55=	OT4:: ==	0.741	FLUCT	LINDE	EIEO: :=	TV05:
HERTYCO	DIE toma	OW offers	04150 ====	at 0v00 /c -	none 110	E)			CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBIACS	RL5, type F	ww, onset	ux 152, res	ei uxuu (se	e page 112	υ <sub>)</sub>			CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RL6, type F	R/W. offset	0x162. res	et 0x00 (se	e page 112	5)			OLINDI	OTTLLLD	OITALL	1 20011	ONDIN	111 0112	IXINDT
			<u> </u>			<u>,                                      </u>			CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RL7, type F	R/W, offset	0x172, res	et 0x00 (se	e page 112	5)									
									CLRDT	STALLED	STALL	FLUSH	UNDRN	FIFONE	TXRDY
USBTXCS	RH1, type I	R/W, offset	0x113, res	et 0x00 (se	ee page 112	7)									
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH2, type I	R/W, offset	0x123, res	et 0x00 (se	ee page 112	.7)		ALITOCET	ISO	MODE	DMAEN	FDT	DMAMOD		
LISRTYCS	RH3, type I	Z/W offeat	Nv133 ros	at NvNN (sa	nage 112	77)		AUTOSET	150	MODE	DMAEN	FDI	DMAMOD		
CODIAGO	itiio, type i	uv, onset	0 1 1 0 0 , 1 6 3	<b>et 0x00</b> (30	c page 112	,		AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH4, type I	R/W, offset	0x143, res	et 0x00 (se	ee page 112	.7)						l			
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH5, type I	R/W, offset	0x153, res	et 0x00 (se	ee page 112	.7)									
								AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBTXCS	RH6, type I	R/W, offset	0x163, res	et 0x00 (se	ee page 112	27)						I			
HEBTYCE	DIIZ tura I	7/A/ -ff4	0:472 ===	at 0×00 (as		17)		AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBIXCS	RH7, type I	κ/vv, oπset	UX173, res	et uxuu (se	ee page 112	:7)		AUTOSET	ISO	MODE	DMAEN	FDT	DMAMOD		
USBRXMA	AXP1, type	R/W. offset	t 0x114. res	et 0x0000	(see page 1	1129)		/IOTOGET	100	WODE	DIVIJ (LIV	1.51	DIVI WIOD		
	, ,,,	,	, , ,							MAXLOAD					
USBRXMA	XP2, type	R/W, offset	t 0x124, res	et 0x0000	(see page 1	1129)									
										MAXLOAD					
USBRXMA	XP3, type	R/W, offset	t 0x134, res	et 0x0000	(see page 1	1129)									
										MAXLOAD					
USBRXMA	XP4, type	R/W, offset	t 0x144, res	et 0x0000	(see page 1	1129)				MAVIOAD					
USBRYMA	XP5, type	R/W. offset	t 0x154 res	set Oxnoon	(see page 1	1129)				MAXLOAD					
	, type	, 511061	JA . 94, 166		,see page	==,				MAXLOAD					
USBRXM#	AXP6, type	R/W, offset	t 0x164, res	et 0x0000	(see page 1	1129)									
						•				MAXLOAD					
USBRXMA	AXP7, type	R/W, offset	t 0x174, res	et 0x0000	(see page 1	1129)									
										MAXLOAD					
USBRXCS	RL1, type I	R/W, offset	0x116, res	et 0x00 (se	e page 113	0)									
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY



							T	T							
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
							0		0	5	4	3		ļ ļ	
SBRAGS	SKLZ, type	R/VV, OIISE	t 0x126, res	et uxuu (se	ee page 113	0)		CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
ISBBAC	SPI 2 type	D/M offers	t 0x136, res		no nago 113	0)		CLRD1	STALLED	STALL	FLUSH	DATAERK	OVER	FULL	KARDI
овихос	JILLO, type	1011, 01130	t 0x 100, 163	<b>101 0 0 0</b> (30	c page 110			CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
ISBRYCS	SRI 4 tyne	R/W offse	t 0x146, res	eet OxOO (se	e nage 113	.0)		OLINDI	OTALLED	OTALL	1 20011	DAIALIN	OVER	1 OLL	TOTAL
JODITOLO	orte-i, type	1011, 01100	t 0x 140, 100	<i>(</i> 000 (000)	oc page 110			CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
JSBRXCS	SRL5, type	R/W. offse	t 0x156, res	et 0x00 (se	e page 113	.0)									1
	, .,,,	,		(0.0	p9-	-,		CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
JSBRXCS	SRL6, type	R/W, offse	t 0x166, res	set 0x00 (se	ee page 113	0)									
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
JSBRXCS	SRL7, type	R/W, offse	t 0x176, res	et 0x00 (se	ee page 113	0)								1	
								CLRDT	STALLED	STALL	FLUSH	DATAERR	OVER	FULL	RXRDY
JSBRXCS	SRH1, type	R/W, offse	t 0x117, res	et 0x00 (se	ee page 113	3)									
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
								AOTOGE	100	DIVIALI	PIDERR	DIVIAIVIOD			
JSBRXCS	SRH2, type	R/W, offse	t 0x127, res	set 0x00 (se	ee page 113	33)									
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
ISBRXCS	SRH3, type	R/W, offse	t 0x137, res	set 0x00 (se	ee page 113	33)						1			
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
								AUTOCL	130	DIVIALIN	PIDERR	DIVIAIVIOD			
JSBRXCS	SRH4, type	R/W, offse	t 0x147, res	set 0x00 (se	ee page 113	33)									
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
ISBRXCS	SRH5, type	R/W, offse	t 0x157, res	set 0x00 (se	ee page 113	33)									
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
								AUTOCL	130	DIVIACIN	PIDERR	DIVIAIVIOD			
JSBRXCS	SRH6, type	R/W, offse	t 0x167, res	set 0x00 (se	ee page 113	33)									
								AUTOCL	ISO	DMAEN	DISNYET / PIDERR	DMAMOD			
JSBRXCS	SRH7, type	R/W, offse	t 0x177, res	set 0x00 (Sf	ee page 113	33)									
								AUTOCL	ISO	DMAEN	DISNYET /	DMAMOD			
								AUTOCL	130	DIVIALIN	PIDERR	DIVIAIVIOD			
JSBRXC	OUNT1, typ	e RO, offse	et 0x118, re	set 0x0000	(see page	1135)									
									COUNT						
JSBRXC	OUNT2, typ	e RO, offs	et 0x128, re	set 0x0000	(see page	1135)									
IODDVO	OLINITO 6	- DO -#-	-1.0100		. /	4405)			COUNT						
JSBKXC	JUN 13, typ	e RO, onse	et 0x138, re	set uxuuuu	(see page	1135)			COLINT						
ISBBACO	OUNT4 tun	o PO offer	et 0x148, re	eat Ov0000	(see page	1135)			COUNT						
JOBRACC	JUN14, typ	e KO, Olisi	et 0x 140, 16	SEL UXUUUU	(see page	1133)			COUNT						
ISBRXCO	OUNTS typ	e RO offsi	et 0x158, re	set OxOOOC	(see nage	1135)			000111						
		,			(ccc page	,			COUNT						
JSBRXC	DUNT6. tvp	e RO. offse	et 0x168, re	set 0x0000	(see page	1135)									
	7,71				(	,			COUNT						
JSBRXC	OUNT7, typ	e RO, offse	et 0x178, re	set 0x0000	(see page	1135)									
	, ,,					•			COUNT						
JSBRXDE	PKTBUFDIS	S, type R/W	/, offset 0x3	340, reset 0	x0000 (see	page 1136	)								
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	
JSBTXDF	KTBUFDIS	s, type R/W	, offset 0x3	42, reset 0	x0000 (see	page 1137	)								
								EP7	EP6	EP5	EP4	EP3	EP2	EP1	
ISBDRRI	S, type RO	, offset 0x4	110, reset 0	x0000.0000	(see page	1138)		•							
															RESUMI

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USBDRIM	, type R/W,	offset 0x4	14, reset 0	x0000.0000	(see page	1139)									
															RESUME
USBDRIS	C, type W1	C, offset 0	x418, reset	0x0000.000	00 (see pa	ge 1140)									
															RESUME
USBDMAS	SEL type F	P/W offset	0x450 res	et 0x0033.2	211 (see n	ane 1141)									TREGOIVE
OODDIIIA	JEE, type i		VX-100, 100		<b>211</b> (000 p	age 1141)			DM	ACTX			DMA	CRX	
	DMA	ABTX			DM	ABRX			DM	AATX			DMA	ARX	
USBPP, ty	pe RO, offs	set 0xFC0,	reset 0x00	00.0850 (se	e page 11	43)									
			EC	NT				US	SB		PHY		TY	PE	
Analog	Compa	rators													
Base 0x4	1003.C000	)													
ACMIS, ty	pe R/W1C,	offset 0x0	00, reset 0:	×0000.0000	(see page	1150)									
													IN2	IN1	IN0
ACRIS, ty	pe RO, offs	et 0x004,	reset 0x000	00.0000 (see	page 115	51)									
													IN2	IN1	IN0
ACINTEN	type P/W	offeet OvO	08 reset 0s	(0000.0000	(see nage	1152)							1142	1141	1140
AOINTEN,	type tow,	Oliset Oxo	00, 16361 07		(see page	1132)									
													IN2	IN1	IN0
ACREFCT	L, type R/V	V, offset 0:	(010, reset	0x0000.000	0 (see pag	ge 1153)									
						EN	RNG						VF	REF	
ACSTATO,	type RO, o	offset 0x02	0, reset 0x	0000.0000 (	see page	1154)									
														OVAL	
ACSTAT1,	type RO,	offset 0x04	0, reset 0x	0000.0000 (	see page	1154)									
														OVAL	
ACSTAT2,	type RO, o	offset 0x06	0, reset 0x	0000.0000 (	see page	1154)									
														OVAL	
ACCTI 0. 1	type P/M e	ffeet 0v02	4 roset Ovi	0000.0000 (	200 0200 1	1155)								OVAL	
ACCILU, I	type K/W, C	JIISEL UAUZ	4, 16561 070		see page	1133)									
				TOEN	AS	RCP		TSLVAL	TS	SEN	ISLVAL	15	SEN	CINV	
ACCTL1, t	type R/W, c	offset 0x04	4, reset 0x0	0000.0000 (							1				
,	.,				. •										
				TOEN	AS	RCP		TSLVAL	TS	SEN	ISLVAL	15	SEN	CINV	
ACCTL2, t	type R/W, c	ffset 0x06	4, reset 0x0	0000.0000 (	see page 1	1155)									
				TOEN	AS	RCP		TSLVAL	TS	SEN	ISLVAL	15	SEN	CINV	
ACMPPP,	type RO, o	ffset 0xFC	0, reset 0x0	0007.0007 (	see page 1	1157)									
													C2O	C10	C00
													CMP2	CMP1	CMP0

## **B** Ordering and Contact Information

### **B.1** Ordering Information




Table B-1. Part Ordering Information

Orderable Part Number	Description
LM4F122E5QCFIG	Stellaris® LM4F122E5QC Microcontroller Industrial Temperature 100-pin LQFP
LM4F122E5QCFIGR	Stellaris LM4F122E5QC Microcontroller Industrial Temperature 100-pin LQFP Tape-and-reel

## **B.2** Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

- The first and second lines indicate the part number. For example, LM4F232H5QDFIGA0. The second letter in the part number indicates the product status. An M indicates the part is fully qualified and released to production. An X, for example, LX4F232H5QDFIGA0, indicates the part is experimental and requires a waiver
- The third line contains internal tracking numbers.

### B.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

## **B.4** Support Information

For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

# C Package Information

## C.1 100-Pin LQFP Package

### C.1.1 Package Dimensions

Figure C-1. Stellaris LM4F122E5QC 100-Pin LQFP Package Dimensions

MTQF013A - OCTOBER 1994 - REVISED DECEMBER 1996 PZ (S-PQFP-G100) PLASTIC QUAD FLATPACK 0,50 0,08 (M) 75 100 0,13 NOM Gage Plane 12,00 TYP 14,20 13,80 0,25 16,20 0,05 MIN SQ 15,80 1,45 0,75 1,35 0,45 **Seating Plane** 1,60 MAX △ 0,08 4040149/B 11/96

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

### PACKAGE OPTION ADDENDUM



22-Oct-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1) F	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
LM4F122E5QCFIGR	PREVIEW	LQFP	PZ	100	1000	TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products Applications

Audio Communications and Telecom www.ti.com/audio www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial

Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers Microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

