SLAS587 - FEBRUARY 2008

- Low Supply-Voltage Range, 1.8 V to 3.6 V
	- **Ultra-Low Power Consumption:**
	- **-- Active Mode: 400** μ**A at 1 MHz, 3.0 V**
	- **-- Standby Mode: 1.6** μ**A**
	- **-- Off Mode (RAM Retention): 0.1** μ**A**
- **Five Power-Saving Modes**
- D **Wake-Up From Standby Mode in Less Than 6** μ**s**
- Frequency-Locked Loop, FLL+
- **16-Bit RISC Architecture, 125-ns Instruction Cycle Time**
- D **Three Independent 16-bit Sigma-Delta A/D Converters With Differential PGA Inputs**
- **16-Bit Timer A With Three Capture/Compare Registers**
- **•** Integrated LCD Driver for 128 Segments
- **Serial Communication Interface (USART), Asynchronous UART, or Synchronous SPI Selectable by Software**
- **Brownout Detector**
- \bullet Supply Voltage Supervisor/Monitor With **Programmable Level Detection**
- **Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse**
- D **Bootstrap Loader in Flash Devices**
	- **Family Members Include: -- MSP430F423A: 8KB + 256B Flash Memory,**
	- **256B RAM -- MSP430F425A: 16KB + 256B Flash Memory, 512B RAM**
	- **-- MSP430F427A: 32KB + 256B Flash Memory, 1KB RAM**
- Available in 64-Pin Quad Flat Pack (QFP)
- **For Complete Module Descriptions, Refer to the** *MSP430x4xx Family User's Guide***, Literature Number SLAU056**

description

The Texas Instruments MSP430 family of ultra-low power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 μs.

The MSP430F42xA series are microcontroller configurations with three independent 16-bit sigma-delta A/D converters, each with an integrated differential programmable gain amplifier input stage. Also included are a built-in 16-bit timer, 128 LCD segment drive capability, hardware multiplier, and 14 I/O pins.

Typical applications include high-resolution applications such as handheld metering equipment, weigh scales, and energy meters.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Products conform to specifications per the terms of Texas Instruments

SLAS587 - FEBRUARY 2008

pin designation†

† It is recommended to short unused analog input pairs and connect them to analog ground.

SLAS587 - FEBRUARY 2008

functional block diagram

SLAS587 - FEBRUARY 2008

Terminal Functions

NOTE 1: It is recommended to short unused analog input pairs and connect them to analog ground.

SLAS587 - FEBRUARY 2008

Terminal Functions (Continued)

NOTE 1: LCD function is selected automatically when applicable LCD module control bits are set, not with PxSEL bits.

SLAS587 - FEBRUARY 2008

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for the source operand and four addressing modes for the destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Table 1. Instruction Word Formats

Table 2. Address Mode Descriptions

NOTE: $S = source$ $D = destination$

operating modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
	- All clocks are active.
- \bullet Low-power mode 0 (LPM0)
	- CPU is disabled. ACLK and SMCLK remain active, MCLK is available to modules. FLL+ loop control remains active.
- Low-power mode 1 (LPM1)
	- CPU is disabled. ACLK and SMCLK remain active, MCLK is available to modules. FLL+ loop control is disabled.
- Low-power mode 2 (LPM2)
	- CPU is disabled. MCLK, FLL+ loop control, and DCOCLK are disabled. DCO dc generator remains enabled. ACLK remains active.
- Low-power mode 3 (LPM3)
	- CPU is disabled. MCLK, FLL+ loop control, and DCOCLK are disabled. DCO dc generator is disabled. ACLK remains active.
- \bullet Low-power mode 4 (LPM4)
	- CPU is disabled. ACLK is disabled. MCLK, FLL+ loop control, and DCOCLK are disabled. DCO dc generator is disabled. Crystal oscillator is stopped.

SLAS587 - FEBRUARY 2008

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

NOTES: 1. Multiple source flags

2. Interrupt flags are located in the module.

3. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt-enable cannot.

4. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges (from 0600h to 0BFFh).

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

interrupt enable 1 and 2

BTIE: Basic Timer1 interrupt enable

interrupt flag register 1 and 2

SLAS587 - FEBRUARY 2008

module enable registers 1 and 2

memory organization

bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the application report *Features of the MSP430 Bootstrap Loader*, literature number SLAA089.

flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- D Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- **.** Segments 0 to n may be erased in one step, or each segment may be individually erased.
- D Segments A and B can be erased individually, or as a group with segments 0 to n. Segments A and B are also called *information memory.*
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.

SLAS587 - FEBRUARY 2008

peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x4xx Family User's Guide*, literature number SLAU056.

oscillator and system clock

The clock system in the MSP430F42xA family of devices is supported by the FLL+ module, which includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The FLL+ clock module is designed to meet the requirements of both low system cost and low power consumption. The FLL+ features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μs. The FLL+ module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high-frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8.

brownout, supply voltage supervisor (SVS)

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The SVS circuitry detects if the supply voltage drops below a user-selectable level and supports both supply-voltage supervision (the device is automatically reset) and supply-voltage monitoring (SVM) (the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However, V_{CC} may not have ramped to $V_{CC(min)}$ at that time. The user must ensure the default FLL+ settings are not changed until V_{CC} reaches $V_{CC(min)}$. If desired, the SVS circuit can be used to determine when V_{CC} reaches $V_{CC(min)}$.

digital I/O

There are two 8-bit I/O ports implemented—ports P1 and P2 (only six P2 I/O signals are available on external pins):

- \bullet All individual I/O bits are independently programmable.
- D Any combination of input, output, and interrupt conditions is possible.
- D Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of P2.
	- Read/write access to port-control registers is supported by all instructions.

NOTE:

Six bits of port P2 (P2.0 to P2.5) are available on external pins, but all control and data bits for port P2 are implemented.

Basic Timer1

The Basic Timer1 has two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. The Basic Timer1 can be used to generate periodic interrupts and clock for the LCD module.

LCD drive

The LCD driver generates the segment and common signals required to drive an LCD display. The LCD controller has dedicated data memory to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are supported by this peripheral.

watchdog timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

Timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

universal synchronous/asynchronous receive transmit (USART)

The MSP430F42xA devices have one hardware USART peripheral module (USART0) that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

hardware multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16 , $16\times8, 8\times16$, and 8×8 bit operations. The module is capable of supporting signed and unsigned multiplication, as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

SD16

The SD16 module integrates three independent 16-bit sigma-delta A/D converters, internal temperature sensor, and built-in voltage reference. Each channel is designed with a fully differential analog input pair and programmable gain amplifier input stage.

SLAS587 - FEBRUARY 2008

peripheral file map

SLAS587 - FEBRUARY 2008

peripheral file map (continued)

SLAS587 - FEBRUARY 2008

peripheral file map (continued)

SLAS587 - FEBRUARY 2008

absolute maximum ratings†

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TDI/TCLK pin when blowing the JTAG fuse.

recommended operating conditions

NOTES: 1. It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

2. The minimum operating supply voltage is defined according to the trip point where POR is going active by decreasing supply voltage. POR is going inactive when the supply voltage is raised above minimum supply voltage plus the hysteresis of the SVS circuitry.

3. The LFXT1 oscillator in LF-mode requires a watch crystal.

Figure 1. Frequency vs Supply Voltage

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

NOTES: 1. All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.

The current consumption in LPM2, LPM3, and LPM4 are measured with active Basic Timer1 and LCD (ACLK selected). The current consumption of the SD16 and the SVS module are specified in their respective sections. LPMx currents measured with WDT disabled.

The currents are characterized with a KDS Daishinku DT-38 (6 pF) crystal.

2. Current for brownout included.

current consumption of active mode versus system frequency

 $I_{(AM)} = I_{(AM)}$ [1 MHz] \times f(System) [MHz]

current consumption of active mode versus supply voltage

 $I_{(AM)} = I_{(AM) 13 V1} + 170 \mu A/V \times (V_{CC} - 3 V)$

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs - Ports P1 and P2, RST/NMI, JTAG (TCK, TMS, TDI/TCLK, TDO/TDI)

inputs Px.x, TAx

NOTES: 1. The external signal sets the interrupt flag every time the minimum t_(int) cycle and time parameters are met. It may be set even with trigger signals shorter than $t_{(int)}$. Both the cycle and timing specifications must be met to ensure the flag is set. $t_{(int)}$ is measured in MCLK cycles.

leakage current (see Note 1)

NOTES: 1. The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted. 2. The port pin must be selected as an input.

outputs - Ports P1 and P2

NOTES: 1. The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$ for all outputs combined, should not exceed $±12$ mA to satisfy the maximum specified voltage drop.

2. The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ±48 mA to satisfy the maximum specified voltage drop.

output frequency

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs -- Ports P1 and P2 (continued)

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

wake-up LPM3

RAM (see Note 1)

NOTE 1: This parameter defines the minimum supply voltage when the data in the program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

LCD

USART0 (see Note 1)

NOTE 1: The signal applied to the USART0 receive signal/terminal (URXD0) should meet the timing requirements of $t_{(\tau)}$ to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t_(τ). The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD0 line.

POR brownout, reset (see Notes 1 and 2)

NOTES: 1. The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B \ I T-)} + V_{\text{hys}(B \ I T-)}$ is ≤ 1.8 V.

2. During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default FLL+ settings must not be changed until V_{CC} \geq V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency. See the *MSP430x4xx Family User's Guide* (SLAU056) for more information on the brownout/SVS circuit.

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SVS (supply voltage supervisor/monitor) (see Note 1)

† The recommended operating voltage range is limited to 3.6 V.

‡ t_{settle} is the settling time that the comparator o/p needs to have a stable level after VLD is switched VLD ≠ 0 to a different VLD value somewhere between 2 and 15. The overdrive is assumed to be > 50 mV.

NOTE 1: The current consumption of the SVS module is not included in the I_{CC} current consumption data.

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Figure 10. V_{CC(drop)} With a Square Voltage Drop and a Triangle Voltage Drop to Generate an SVS Signal

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Figure 13. Five Overlapping DCO Ranges Controlled by FN_x Bits

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

crystal oscillator, LFXT1 oscillator (see Notes 1 and 2)

NOTES: 1. The parasitic capacitance from the package and board may be estimated to be 2pF. The effective load capacitor for the crystal is $(C_{XIN} \times C_{XOUT})$ / $(C_{XIN} + C_{XOUT})$. It is independent of XTS_FLL.

2. To improve EMI on the low-power LFXT1 oscillator, particularly in the LF mode (32 kHz), the following guidelines must be observed:

• Keep as short a trace as possible between the 'F42xA and the crystal.

• Design a good ground plane around oscillator pins.

• Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

• Avoid running PCB traces underneath or adjacent to XIN an XOUT pins.

• Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

• If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.

• Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

3. Applies only when using an external logic-level clock source. XTS_FLL must be set. Not applicable when using a crystal or resonator.

4. External capacitance is recommended for precision real-time clock applications, OSCCAPx = 0h.

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SD16, power supply and recommended operating conditions

SD16, analog input range (see Note 1)

NOTES: 1. All parameters pertain to each SD16 channel.

2. The analog input range depends on the reference voltage applied to V_{REF}. If V_{REF} is sourced externally, the full-scale range is defined by V_{FSR+} = +(V_{REF}/2)/GAIN and V_{FSR-} = -(V_{REF}/2)/GAIN. The analog input range should not exceed 80% of VFSR+ or VFSR--.

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SD16, analog performance (f_{SD16} = 1MHz, SD16OSRx = 256, SD16REFON = 1)

SD16, built-in temperature sensor

NOTES: 1. The following formula can be used to calculate the temperature sensor output voltage:

 $V_{\text{Sensor,typ}}$ = $\text{TC}_{\text{Sensor}}$ (273 + T [°C]) + $\text{V}_{\text{Offset,sensor}}$ [mV]

2. Results based on characterization and/or production test, not TC_{Sensor} or V_{Offset,sensor}.

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

SD16, built-in voltage reference

NOTES: 1. There is no capacitance required on V_{REF}. However, a capacitance of at least 100nF is recommended to reduce any reference voltage noise.

SD16, built-in reference output buffer

SD16, external reference input

SLAS587 - FEBRUARY 2008

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

flash memory

NOTES: 1. The cumulative programming time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

2. The mass erase duration generated by the flash timing generator is at least 11.1 ms (= 5297x1/f_{FTG},max = 5297x1/476 kHz). To achieve the required cumulative mass erase time the flash controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).

3. These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$).

JTAG interface

NOTES: 1. f_{TCK} may be restricted to meet the timing requirements of the module selected.

2. TMS, TDI/TCLK, and TCK pullup resistors are implemented in all versions.

JTAG fuse (see Note 1)

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.

SLAS587 - FEBRUARY 2008

APPLICATION INFORMATION

input/output schematic

Port P1, P1.0 to P1.1, input/output with Schmitt trigger

NOTE: $0 \le x \le 1$.

Port Function is Active if CAPD.x = 0

† Timer_A3

SLAS587 - FEBRUARY 2008

APPLICATION INFORMATION

input/output schematic (continued)

Port P1, P1.2 to P1.7, input/output with Schmitt trigger

NOTE: $2 \le x \le 7$.

Port Function is Active if Port/LCD = 0

| PnSEL.x | PnDIR.x | Direction Control From Module | PnOUT.x | Module X OUT | PnIN.x | l Module X IN | PnIE.x | PnIFG.x | PnIES.x | Port/LCD | Segment |
|----------------------|-----------------------------------|---|----------------------------------|------------------------|---------------|-----------------------|---------------|---------------------------------|----------------|---|-----------------|
| P1SEL.2 | P ₁ D _{IR.2} | P ₁ D _{IR.2} | P1OUT.2 | Out1 Sig. ¹ | P1IN.2 | CCI1A ^T | P1IE.2 | P1IFG.2 | P1IES.2 | 0: LCDM $<$ 0E0h 1: LCDM \geq 0E0h | S31 |
| P1SEL.3 | P ₁ D _{IR.3} | P ₁ D _{IR.3} | P ₁ OUT ₃ | SVSOUT | P1IN.3 | unused | P1IE.3 | P ₁ IFG ₃ | P1IES.3 | | S30 |
| P ₁ SEL.4 | P ₁ D _{IR} .4 | P ₁ DIR.4 | P1OUT ₄ | DVSS | P1IN.4 | unused | P1IE.4 | P1IFG.4 | P1IES.4 | | S ₂₉ |
| P1SEL.5 | P ₁ D _{IR.5} | P ₁ D _{IR.5} | P ₁ OUT ₅ | ACLK | P1IN.5 | TACLK ¹ | P1IE.5 | P ₁ IFG.5 | P1IES.5 | | S ₂₈ |
| P1SEL.6 | P ₁ D _{IR.6} | DCM SIMO | P ₁ OUT _{.6} | SIMOO(o) [†] | P1IN.6 | SIMOO(i) [†] | P1IE.6 | P1IFG.6 | P1IES.6 | 0: LCDM $<$ 0C0 h | S ₂₇ |
| P ₁ SEL.7 | P ₁ D _{IR.7} | DCM SOMI | P1OUT.7 | SOMIO(o) [†] | P1IN.7 | SOMIO(i) [†] | P1IE.7 | P ₁ IFG.7 | P1IES.7 | 1: LCDM \geq 0C0h | S ₂₆ |

† Timer_A3

‡ USART0

SLAS587 - FEBRUARY 2008

APPLICATION INFORMATION

input/output schematic (continued)

Port P2, P2.0 to P2.1, input/output with Schmitt trigger

Port Function is Active if Port/LCD = 0

† Timer_A3

‡ USART0

SLAS587 - FEBRUARY 2008

APPLICATION INFORMATION

input/output schematic (continued)

Port P2, P2.2 to P2.5, input/output with Schmitt trigger

NOTE: $2 \le x \le 5$ Port function is active if $CAPD.x = 0$

† USART0

SLAS587 - FEBRUARY 2008

APPLICATION INFORMATION

NOTE: $x = Bit/identifier$, 6 to 7 for port P2 without external pins

NOTE: Unbonded GPIOs 6 and 7 of port P2 can be used as interrupt flags. Only software can affect the interrupt flags. They work as software interrupts.

SLAS587 - FEBRUARY 2008

APPLICATION INFORMATION

SLAS587 - FEBRUARY 2008

APPLICATION INFORMATION

JTAG fuse check mode

MSP430 devices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1.8 mA at 3 V can flow from the TDI/TCLK pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current only flows when the fuse check mode is active and the TMS pin is in a low state (see Figure 14). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).

The JTAG pins are terminated internally, and therefore do not require external termination.

Figure 14. Fuse Check Mode Current, MSP430F42xA

SLAS587 - FEBRUARY 2008

Data Sheet Revision History

NOTE: Page and figure numbers refer to the respective document revision.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MTQF008A – JANUARY 1995 – REVISED DECEMBER 1996

PM (S-PQFP-G64) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated