- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The '107 contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '107 is a positive pulse-triggered flip-flop. The J-K input data is loaded into the master while the clock is high and transferred to the slave and the outputs on the high-tolow clock transistion. For these devices the J and K inputs must be stable while the clock is high.

The 'LS107A contain two independent negative-edgetriggered flip-flops. The J and K inputs must be stable prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the \overline{Q} output high.


The SN54107 and the SN54LS107A are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74107 and the SN74LS107A are characterized for operation from 0 °C to 70 °C.

SN54107, SN54LS107A J PACKAGE
SN74107 N PACKAGE
SN74LS107A D OR N PACKAGE

(TOP VIEW)

IJŪ	1	U14	Vcc
100	2	13	1CLR
100	3	12	DICLK
1KC	4	11	⊒ 2K
20[5	10	2CLR
20[6	9	2CLK
	7	8]2J

SN54LS107A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

	FUNCTION TABLE											
	INPU	TS		OUTF	UTS							
CLR	CLK	J	к	٥	ā							
L	×	х	х	L	н							
н	n	L	L	Q0	ā0							
н	л	н	L	н	L							
н	л	L	н	L	н							
н	Л	н	н	TOG	GLE							

107

	LS107A FUNCTION TABLE										
	INPU		OUTF	UTS							
CLR	CLK	J	к	۵	ā						
L	x	X	X	L	н						
н	÷.	L	L	Q0	ā ₀						
н	4	н	L	н	L						
н	÷.	L.	н	L	н						
H	ŧ	H	н	TOG	GLE						
н	н	x	X	00	ā ₀						


Copyright © 1988, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54107, SN54LS107A, SN74107, SN74LS107A DUAL J-K FLIP-FLOPS WITH CLEAR SDLS036 – DECEMBER 1983 – REVISED MARCH 1988

logic diagrams (positive logic)











logic symbols[†]






[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

schematic of inputs and outputs


EQUIVALENT OF EACH INPUT


'107



.







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage: '107	5.5 V
(1 \$1074	
Operating free-air temperature range: SN54'	
SN1741	
Storage temperature range	– 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54107, SN74107 DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS036 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

				SN5410)7		SN7410	17	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 0.4			- 0.4	mA
10L	Low-level output current	• • • • • • • • •			16			16	mA
		CLK high	20			20			
tw	Pulse duration	CLK low	47	_		47			ns
		CLR low	25			25			
tsu	Input setup time before CLK1		0			0			ns
t _h	Input hold time-data after CLK1		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]			SN5410	7		SN7410	7	LINUT
	AMETER		TEST CONDITI	UNS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN,	l1 = - 12 mA				- 1.5			- 1.5	V
∨он		V _{CC} = MIN,	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		
•ОН		¹ OH = − 0.4 mA			2.4	3.4		2.4	3.4		V I
VOL		V _{CC} = MIN,	V _{IH} = 2 V,	V _{1L} = 0.8 V,		0.2	0.4		0.2	0.4	v
VOL		I _{OL} = 16 mA				0.2	0.4		0.2	0.4	ľ
ł _l		V _{CC} = MAX,	V ₁ = 5.5 V				1			1	mA
1	J or K	Vcc = MAX,	V ₁ = 2.4 V				40			40	
Чн	All other	VCC - MAA,	V - 2.4 V				80			80	μA
1	J or K		V ₁ = 0.4 V				- 1.6			- 1.6	
ΗL	All other	V _{CC} = MAX,	vj - 0.4 v				- 3.2			- 3.2	mA
los §		V _{CC} = MAX	·		- 20		- 57	- 18		- 57	mA
Icc1		V _{CC} = MAX,	See Note 2	· · ·		10	20		10	20	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 ° C.

[§]Not more than one output should be shorted at a time.

Average per flip-flop.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	түр	MAX	UNIT	
f _{max}					15	20		MHz
^t PLH	CLR	ā				16	25	ns
^t PHL	ULN	Q	R_{L} = 400 Ω ,	C <u>L</u> ≈ 15 pF		25	40	ns
^t PLH	CL K	$\overline{\Omega}$ or $\overline{\Omega}$				16	25	ns
^t PHL	CLK	u or u				25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS107A, SN74LS107A DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS036 - DECEMBER 1983 - REVISED MARCH 1988

recommended operating conditions

			S	SN54LS107A			N74LS1	07A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage	2			2			V	
VIL	Low-level input voltage				0.7			8.0	V
ЮН	High-level output current			-	- 0.4			- 0.4	mA
†OL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
		CLK high	20			20			
tw	Pulse duration	CLR low	25		;	25			ns
		data high or low	20			20			
tsu	Setup time before CLK I	CLR inactive	25			25			ns
th	Hold time-data after CLK		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				uct	SN	54LS10)7A	SN	174LS10	07A	UNIT	
PA	RAMETER		EST CONDITION	NS'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = MIN,	l _l = – 18 mA	<u> </u>			- 1.5			- 1.5	V	
∨он		V _{CC} = MIN, I _{OH} = 0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		v	
	·····	V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,	0.25 0		0.4		0.25	0.4	v	
VOL		V _{CC} = MIN, I _{OL} = 8 mA	VIL = MAX,	V _{IH} = 2 V,					0.35	0.5	v	
	J or K						0.1			0.1		
lj –	CLR	V _{CC} = MAX,	V1 = 7 V				0.3			0.3	mA	
	CLK	1					0.4			0.4		
	J or K						20			20		
Чн	CLR	V _{CC} = MAX,	V ₁ = 2.7 V				60			60	μA	
	CLK						80			80		
	J or K						- 0.4			- 0.4	mA	
11	CLR or CLK	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.8			- 0.8	mA	
los§	•	V _{CC} = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA	
ICC (Total)	V _{CC} = MAX,	See Note 2			4	6		4	6	mA	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q, outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax				30	45		MHz
^t PLH	CLR or CLK	0.5	$R_L = 2 k \Omega$, $C_L = 15 pF$		15	20	ns
^t PHL	CLR or CLK	Q or Q			15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com

29-Apr-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finisl	n MSL Peak Temp ⁽³⁾
JM38510/00203BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54107J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54107J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN74107N	NRND	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74107N	NRND	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74107N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74107N3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74107NE4	NRND	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74107NE4	NRND	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS107AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107AN	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS107AN	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS107AN3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74LS107AN3	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
SN74LS107ANE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS107ANE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS107ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM

Addendum-Page 1

www.ti.com

RUMENTS

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
						no Sb/Br)		
SN74LS107ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS107ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54107J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54107J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	0	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74LS107ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
	SN74LS107ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

Pack Materials-Page 1



PACKAGE MATERIALS INFORMATION

11-Mar-2008




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS107ADR	SOIC	D	14	2500	346.0	346.0	33.0
SN74LS107ANSR	SO	NS	14	2000	346.0	346.0	33.0

Pack Materials-Page 2

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° 0,15 0,05 Seating Plane 2,00 MAX _ 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
www.ti.com/audio	Communications and Telecom	www.ti.com/communications
amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
www.dlp.com	Energy and Lighting	www.ti.com/energy
dsp.ti.com	Industrial	www.ti.com/industrial
www.ti.com/clocks	Medical	www.ti.com/medical
interface.ti.com	Security	www.ti.com/security
logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
power.ti.com	Transportation and Automotive	www.ti.com/automotive
microcontroller.ti.com	Video and Imaging	www.ti.com/video
www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
www.ti.com/lprf		
	amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com	www.ti.com/audioCommunications and Telecomamplifier.ti.comComputers and Peripheralsdataconverter.ti.comConsumer Electronicswww.dlp.comEnergy and Lightingdsp.ti.comIndustrialwww.ti.com/clocksMedicalinterface.ti.comSpace, Avionics and Defensepower.ti.comTransportation and Automotivemicrocontroller.ti.comVideo and Imagingwww.ti-rfid.comWireless

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated