
SGBS303E - AUGUST 1994 - REVISED APRIL 2000

- **Member of the Texas Instruments** Widebus™ Family
- Advanced BiCMOS Technology
- Released as DSCC SMD (Standard Microcircuit Drawing) 5962-9650901QXA
- **Independent Asynchronous Inputs and Outputs**
- Two Separate 512 × 18 FIFOs Buffering **Data in Opposite Directions**

- **Programmable Almost-Full/Almost-Empty**
- **Empty, Full, and Half-Full Flags**
- Fast Access Times of 12 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Packaged in 84-Pin Ceramic Pin Grid Array

GB PACKAGE (TOP VIEW)



description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN54ABT7820 is arranged as two 512 \times 18-bit FIFOs for high speed and fast access times. It processes data at rates up to 40 MHz, with access times of 18 ns in a bit-parallel format.

The SN54ABT7820 consists of bus transceiver circuits, two 512×18 FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs GAB and GBA control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the eight fundamental bus-management functions that can be performed with the SN54ABT7820.

The SN54ABT7820 is characterized for operation over the full military temperature range of –55°C to 125°C.



testing of all parameters

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS303E – AUGUST 1994 – REVISED APRIL 2000

Terminal Assignments

| TERMINAL | NAME | TERMINAL | NAME | TERMINAL | NAME | TERMINAL | NAME |
|----------|--------|----------|-------|----------|------|----------|------|
| A1 | PENA | B11 | FULLB | F9 | NC | K2 | A11 |
| A2 | GBA | C1 | GND | F10 | B6 | K3 | GND |
| А3 | SBA | C2 | HFA | F11 | GND | K4 | Vcc |
| A4 | LDCKA | C5 | UNCKB | G1 | A5 | K5 | GND |
| A5 | VCC | C6 | NC | G2 | GND | K6 | A17 |
| A6 | VCC | C7 | Vcc | G3 | A4 | K7 | GND |
| A7 | VCC | C10 | HFB | G9 | B4 | K8 | VCC |
| A8 | LDCKB | C11 | GND | G10 | GND | K9 | GND |
| A9 | SAB | D1 | A1 | G11 | B5 | K10 | B10 |
| A10 | GAB | D2 | A0 | H1 | A7 | K11 | B9 |
| A11 | AF/AEB | D10 | В0 | H2 | GND | L1 | A10 |
| B1 | FULLA | D11 | B1 | H10 | GND | L2 | A12 |
| B2 | AF/AEA | E1 | А3 | H11 | B7 | L3 | A13 |
| B3 | RSTA | E2 | A2 | J1 | A8 | L4 | A14 |
| B4 | GND | E3 | Vcc | J2 | VCC | L5 | A16 |
| B5 | EMPTYB | E9 | Vcc | J5 | A15 | L6 | B15 |
| B6 | UNCKA | E10 | B2 | J6 | NC | L7 | B16 |
| B7 | EMPTYA | E11 | В3 | J7 | B17 | L8 | B14 |
| B8 | GND | F1 | A6 | J10 | Vcc | L9 | B13 |
| B9 | RSTB | F2 | GND | J11 | B8 | L10 | B12 |
| B10 | PENB | F3 | NC | K1 | A9 | L11 | B11 |



STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS303E - AUGUST 1994 - REVISED APRIL 2000


Terminal Functions

| TERMINAL NAME | I/O | DESCRIPTION |
|------------------|-----|---|
| A0-A17 | I/O | Port-A data. The 18-bit bidirectional data port for side A. |
| AF/AEA | 0 | FIFO A almost-full/almost-empty flag. Depth offset values can be programmed for AF/AEA, or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEA is high when FIFO A contains X or fewer words or (512 – Y) or more words. AF/AEA is set high after FIFO A is reset. |
| AF/AEB | 0 | FIFO B almost-full/almost-empty flag. Depth offset values can be programmed for AF/AEB, or the default value of 128 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AEB is high when FIFO B contains X or fewer words or (512 – Y) or more words. AF/AEB is set high after FIFO B is reset. |
| B0-B17 | I/O | Port-B data. The 18-bit bidirectional data port for side B. |
| EMPTYA | 0 | FIFO A empty flag. EMPTYA is low when FIFO A is empty and is high when FIFO A is not empty. EMPTYA is set low after FIFO A is reset. |
| EMPTYB | 0 | FIFO B empty flag. EMPTYB is low when FIFO B is empty and is high when FIFO B is not empty. EMPTYB is set low after FIFO B is reset. |
| FULLA | 0 | FIFO A full flag. FULLA is low when FIFO A is full and is high when FIFO A is not full. FULLA is set high after FIFO A is reset. |
| FULLB | 0 | FIFO B full flag. FULLB is low when FIFO B is full and is high when FIFO B is not full. FULLB is set high after FIFO B is reset. |
| GAB | I | Port-B output enable. B0 – B17 outputs are active when GAB is high and are in the high-impedance state when GAB is low. |
| GBA | ı | Port-A output enable. A0 – A17 outputs are active when GBA is high and are in the high-impedance state when GBA is low. |
| HFA | 0 | FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or fewer words. HFA is set low after FIFO A is reset. |
| HFB | 0 | FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or fewer words. HFB is set low after FIFO B is reset. |
| LDCKA | I | FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO A is sent directly to the FIFO A data outputs. |
| LDCKB | ı | FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when FULLB is high. The first word written into an empty FIFO B is sent directly to the FIFO B data outputs. |
| PENA | I | FIFO A program enable. After reset and before a word is written into FIFO A, the binary value on A0-A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high. |
| PENB | ı | FIFO B program enable. After reset and before a word is written into FIFO B, the binary value on B0 – B7 is latched as an AF/AEB offset value when PENB is low and LDCKB is high. |
| RSTA | ı | FIFO A reset. A low level on RSTA resets FIFO A, forcing EMPTYA low, HFA low, FULLA high, and AF/AEA high. |
| RSTB | ı | FIFO B reset. A low level on RSTB resets FIFO B, forcing EMPTYB low, HFB low, FULLB high, and AF/AEB high. |
| SAB | ı | Port-B read select. SAB selects the source of B0-B17 read data. A low level selects real-time data from A0-A17. A high level selects the FIFO A output. |
| SBA | I | Port-A read select. SBA selects the source of A0 – A17 read data. A low level selects real-time data from B0 – B17. A high level selects the FIFO B output. |
| UNCKA | ı | FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high. |
| UNCKB | I | FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high. |



SGBS303E - AUGUST 1994 - REVISED APRIL 2000


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



SGBS303E - AUGUST 1994 - REVISED APRIL 2000




Figure 1. Bus-Management Functions



STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS303E - AUGUST 1994 - REVISED APRIL 2000

SELECT-MODE CONTROL TABLE


| CON | TROL | OPER | ATION |
|-----|------|----------------------|----------------------|
| SBA | SAB | A BUS | B BUS |
| L | L | Real-time B to A bus | Real-time A to B bus |
| Н | L | FIFO B to A bus | Real-time A to B bus |
| L | Н | Real-time B to A bus | FIFO A to B bus |
| Н | Н | FIFO B to A bus | FIFO A to B bus |

OUTPUT-ENABLE CONTROL TABLE

| CON | TROL | OPER | ATION |
|-----|------|--------------------------|--------------------------|
| GBA | GAB | A BUS | B BUS |
| L | L | Isolation/input to A bus | Isolation/input to B bus |
| Н | L | A bus enabled | Isolation/input to B bus |
| L | Н | Isolation/input to A bus | B bus enabled |
| Н | Н | A bus enabled | B bus enabled |

Figure 1. Bus-Management Functions (Continued)





[†] SAB = GAB = H, GBA = L Operation of FIFO B is identical to that of FIFO A.

Figure 2. Timing Diagram for FIFO A

www.BDTIC.com/TI

SGBS303E - AUGUST 1994 - REVISED APRIL 2000

offset values for almost-full/almost-empty (AF/AE) flag

The AF/AE flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). The offsets of a flag can be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains X or fewer words or (512 - Y) or more words.

To program the offset values for AF/AEA, PENA can be brought low after FIFO A is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on A0–A7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding PENA low for another low-to-high transition of LDCKA reprograms Y to the binary value on A0–A7 at the time of the second LDCKA low-to-high transition.

PENA can be brought back high only when LDCKA is low during the first two LDCKA cycles. PENA can be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 3). To use the default values of X = Y = 128 for AF/AEA, PENA must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed.

The AF/AEB flag is programmed in the same manner. PENB enables LDCKB to program the AF/AEB offset values taken from B0-B7.




Figure 3. Programming X and Y Separately for AF/AEA

SGBS303E - AUGUST 1994 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 7 \ |
|---|----------------|
| Input voltage range, V _I (see Note 1) | |
| Voltage range applied to any output in the high state or power-off state, V_{O} | 0.5 V to 5.5 \ |
| Current into any output in the low state, IO | 48 m/ |
| Input clamp current, I _{IK} (V _I < 0) | –18 m/ |
| Output clamp current, I _{OK} (V _O < 0) | |
| Storage temperature range. Teta | 65°C to 150°C |

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|----------------|------------------------------------|-----|-----|-----|------|
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | V |
| ٧ _I | Input voltage | 0 | | VCC | V |
| ЮН | High-level output current | | | -12 | mA |
| loL | Low-level output current | | | 24 | mA |
| Δt/Δν | Input transition rise or fall rate | | | 5 | ns/V |
| TA | Operating free-air temperature | -55 | | 125 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAI | RAMETER | | TEST C | ONDITIONS | | MIN | TYP‡ | MAX | UNIT |
|--------------------|----------------|---------------------------------|---------------------------|-----------------------|------------------|------|-------|-------|------|
| VIK | | $V_{CC} = 4.5 \text{ V},$ | $I_{ } = -18 \text{ mA}$ | | | | | - 1.2 | V |
| | | $V_{CC} = 4.5 \text{ V},$ | I _{OH} = -3 m | A | | 2.5 | | | |
| Vон | | V _{CC} = 5 V, | I _{OH} = -3 mA | | | | | | V |
| | | $V_{CC} = 4.5 \text{ V},$ | I _{OH} = – 12 mA | | | | | | |
| VOL | | $V_{CC} = 4.5 \text{ V},$ | I _{OL} = 24 mA | | | | | 0.55 | V |
| IĮ | | $V_{CC} = 5.5 \text{ V},$ | $V_I = V_{CC}$ or | GND | | | | ±5 | μΑ |
| I _{OZH} § | | $V_{CC} = 5.5 \text{ V},$ | $V_0 = 2.7 \text{ V}$ | | | | | 50 | μΑ |
| l _{OZL} § | | V _{CC} = 5.5 V, | V _O = 0.5 V | | | | | - 50 | μΑ |
| IO¶ | | V _{CC} = 5.5 V, | V _O = 2.5 V | | | - 40 | - 100 | - 180 | mA |
| | | | | | Outputs high | | | 15 | |
| Icc | | $V_{CC} = 5.5 V$, | $I_{O} = 0$, | $V_I = V_{CC}$ or GND | Outputs low | | | 95 | mA |
| | | | | | Outputs disabled | | | 15 | |
| Ci | Control inputs | V _I = 2.5 V or 0.5 V | | | | | 6 | | pF |
| Co | Flags | V _O = 2.5 V or 0.5 V | | | | | 4 | | pF |
| C _{io} | A or B ports | V _O = 2.5 V or 0.5 V | | | | | 8 | | pF |

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

[§] The parameters IOZH and IOZL include the input leakage current.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SGBS303E - AUGUST 1994 - REVISED APRIL 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 4)

| | | | MIN | MAX | UNIT |
|-----------------|-----------------|---|-----|-----|------|
| fclock | Clock frequency | | | 40 | MHz |
| | | LDCKA, LDCKB high | 9 | | |
| | | LDCKA, LDCKB low | 9 | | |
| t _W | Pulse duration | UNCKA, UNCKB high | 9 | | ns |
| | | UNCKA, UNCKB low | 9 | | |
| | | RSTA, RSTB low | 10 | | |
| | | A0-A17 before LDCKA↑ and B0-B17 before LDCKB↑ | 4 | | |
| t _{su} | Setup time | PENA before LDCKA↑ and PENB before LDCKB↑ | 6 | | ns |
| | | LDCKA inactive before RSTA high and LDCKB inactive before RSTB high | 4 | | |
| | | A0-A17 after LDCKA↑ and B0-B17 after LDCKB↑ | 0 | | |
| th | Hold time | PENA after LDCKA low and PENB after LDCKB low | 3 | | ns |
| | | LDCKA inactive after RSTA high and LDCKB inactive after RSTB high | 4 | | |


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
|------------------|-----------------------|----------------|-----|-----|------|
| f _{max} | LDCK, UNCK | | 40 | | MHz |
| | LDCKA↑, LDCKB↑ | B/A | 3 | 18 | 20 |
| ^t pd | UNCKA↑, UNCKB↑ | D/A | 3 | 15 | ns |
| ^t PLH | LDCKA↑, LDCKB↑ | EMPTYA, EMPTYB | 3 | 17 | ns |
| | UNCKA↑, UNCKB↑ | EMPTY/ EMPTY/ | 3 | 16 | |
| ^t PHL | RSTA low, RSTB low | EMPTYA, EMPTYB | 5 | 18 | ns |
| | LDCKA↑, LDCKB↑ | FULLA, FULLB | 5 | 16 | |
| | UNCKA↑, UNCKB↑ | | 5 | 17 | |
| ^t PLH | RSTA low, RSTB low | FULLA, FULLB | 7 | 22 | ns |
| 4 . | LDCKA↑, LDCKB↑ | AF/AFA AF/AFB | 7 | 18 | |
| ^t pd | UNCKA↑, UNCKB↑ | AF/AEA, AF/AEB | 7 | 18 | ns |
| 4 | RSTA low, RSTB low | AF/AEA, AF/AEB | 1 | 16 | |
| ^t PLH | LDCKA↑, LDCKB↑ | HFA, HFB | 6 | 17 | ns |
| t = | UNCKA, UNCKB | HFA, HFB | 7 | 17 | ns |
| ^t PHL | RSTA low, RSTB low | пга, пгв | 1 | 16 | 115 |
| 4 . | SAB/SBA [†] | B/A | 1 | 12 | ns |
| ^t pd | A/B | B/A | 1 | 11 | 115 |
| t _{en} | GBA/GAB | A/B | 1 | 10 | ns |
| ^t dis | GBA/GAB | A/B | 1 | 13 | ns |

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 4. Load Circuit and Voltage Waveforms



SGBS303E - AUGUST 1994 - REVISED APRIL 2000

SUPPLY CURRENT

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME **LOAD CAPACITANCE** V_{CC} = 5 V $T_A = 25^{\circ}C$ typ + 6 $R_L = 500 \Omega$ tpd - Propagation Delay Time - ns typ + 4 typ + 2 typ typ - 2 0 50 100 150 200 250 300 C_L - Load Capacitance - pF

CLOCK FREQUENCY 160 T_A = 75°C $C_L = 0 pF$ $V_{CC} = 5.5 V$ 140 I CC(f) - Supply Current - mA 120 $V_{CC} = 5 V$ 100 80 V_{CC} = 4.5 V 60 40 10 15 20 25 30 35 40 45 50 55 60 65 70 f_{clock} - Clock Frequency - MHz

Figure 6





i.com 18-Sep-2008

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins P | ackage Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|--------|---------------|-------------------------|------------------|------------------------------|
| 5962-9650901QXA | ACTIVE | CPGA | GB | 84 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54ABT7820GB | ACTIVE | CPGA | GB | 84 | 1 | TBD | POST-PLATE | N / A for Pkg Type |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT7820:

Catalog: SN74ABT7820

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| www.ti.com/audio |
|---------------------------|
| www.ti.com/automotive |
| www.ti.com/broadband |
| www.ti.com/digitalcontrol |
| www.ti.com/medical |
| www.ti.com/military |
| www.ti.com/opticalnetwork |
| www.ti.com/security |
| www.ti.com/telephony |
| www.ti.com/video |
| www.ti.com/wireless |
| |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated