



Check for Samples: THS4513

FEATURES

- Fully-Differential Architecture
- Centered Input Common-Mode Range
- Minimum Gain of 1 V/V (0 dB)
- Bandwidth: 1600 MHz
 Slew Rate: 5100 V/µs
- 1% Settling Time: 2.9 ns
- HD₂: -75 dBc at 70 MHz
- HD₃: –86 dBc at 70 MHz
- OIP₂: 77 dBm at 70 MHz
- OIP₃: 42 dBm at 70 MHz
- Input Voltage Noise: 2.2 nV/√Hz (f > 10 MHz)
- Noise Figure: 19.8 dB
- Output Common-Mode Control
- Power Supply:
 - Voltage: 3 V (±1.5 V) to 5 V (±2.5 V)
 - Current: 37.7 mA
- Power-Down Capability: 0.65 mA

APPLICATIONS

- 5-V Data Acquisition Systems, High Linearity ADC Amplifier
- Wireless Communication
- Medical Imaging
- Test and Measurement

RELATED PRODUCTS

DEVICE	MIN. GAIN	COMMON-MODE RANGE OF INPUT ⁽¹⁾
THS4508	6 dB	-0.3 V to 2.3 V
THS4509	6 dB	1.1 V to 3.9 V
THS4511	0 dB	-0.3 V to 2.3 V
THS4513	0 dB	1.1 V to 3.9 V

1. Assumes a 5-V single-ended power supply.


DESCRIPTION

The THS4513 is a wideband, fully-differential op amp designed for 3.3-V to 5-V data acquisition systems. It has very low noise at 2.2 nV/ $\sqrt{\text{Hz}}$, and extremely low harmonic distortion of -75 dBc HD₂ and -86 dBc HD₃ at 70 MHz with 2-V_{PP} output, G = 0 dB, and 200- Ω load. Slew rate is very high at 5100 V/ μ s and with settling time of 2.9 ns to 1% (2-V step), it is ideal for pulsed applications. It is designed for a minimum gain of 0 dB.

To allow for dc-coupling to analog-to-digital converters (ADCs), its unique output common-mode control circuit maintains the output common-mode voltage within 5-mV offset (typ) from the set voltage, when set within 0.5 V of midsupply, with less than 4-mV differential offset voltage. The common-mode set point is set to midsupply by internal circuitry, which may be overdriven from an external source.

The input and output are optimized for best performance with their common-mode voltages set to midsupply. Along with high performance at low power-supply voltage, this design makes it ideal for extremely high-performance, single-supply 5-V data acquisition systems.

The THS4513 is offered in a quad, leadless QFN-16 package (RGT), and is characterized for operation over the full industrial temperature range from -40°C to +85°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING/ORDERING INFORMATION(1)

	PACKAGE	D DEVICES
TEMPERATURE	QUAD QFN ^{(2) (3)} (RGT-16)	SYMBOL
-40°C to +85°C	THS4513RGTT	
-40 C 10 +65 C	THS4513RGTR	_

- For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- This package is available taped and reeled. The R suffix standard quantity is 3000. The T suffix standard quantity is 250.
- The exposed thermal pad is electrically isolated from all other pins.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

			UNIT
V _S - to V _{S+}	Supply voltage		6 V
VI	Input voltage		±V _S
V _{ID}	Differential input	voltage	4 V
I _O	Output current (2)		200 mA
	Continuous power	r dissipation	See Dissipation Ratings Table
TJ	Maximum junction	n temperature	+150°C
T _A	Operating free-a	temperature range	-40°C to +85°C
T _{STG}	Storage tempera	ure range	−65°C to +150°C
		НВМ	2000 V
	ESD ratings	CDM	1500 V
		MM	100 V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The THS4513 incorporates a (QFN) exposed thermal pad on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about utilizing the QFN thermally-enhanced package.

DISSIPATION RATINGS TABLE

PACKAGE	Δ	Δ	POWER RATING	
FACRAGE	θ _{JC}	θJA	T _A ≤ +25°C	T _A = +85°C
RGT (16)	2.4°C/W	39.5°C/W	2.3 W	225 mW

www.ti.com

ELECTRICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions at $V_{S+}=2.5$ V, $V_{S-}=-2.5$ V, G=0 dB, CM= open, $V_{O}=2$ V_{PP} , $R_{F}=348$ Ω , $R_{L}=200$ - Ω differential, $T_{A}=+25$ °C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	TEST LEVEL (1)
AC PERFORMANCE							
Concl. signal handwidth	$G = 0 \text{ dB}, V_O = 100 \text{ mV}_P$	P		1.6		GHz	
Small-signal bandwidth	$G = 6 \text{ dB}, V_O = 100 \text{ mV}_P$	P		1.4		GHz	
Gain-bandwidth product	G = 6 dB			2.8		GHz	
D 1 : W 6 0 ID 6 4	$G = 0 dB$, $V_O = 2 V_{PP}$			150			
Bandwidth for 0-dB flatness	$G = 6 \text{ dB}, V_O = 2 V_{PP}$			700		MHz	
Large-signal bandwidth	$G = 0 dB$, $V_O = 2 V_{PP}$			1.4		GHz	
Slew rate (differential)				5100		V/µs	
Rise time fall time				0.5			
	2-V step			0.5		ns	
Settling time to 1%				2.9			
Settling time to 0.1%				16			
	f = 10 MHz			-110			
2nd-order harmonic distortion	f = 50 MHz			-80		dBc	
	f = 100 MHz			-66			
3rd-order harmonic distortion	f = 10 MHz			-108			С
	f = 50 MHz			-94		dBc	
	f = 100 MHz	f = 100 MHz		-81			
2nd-order intermodulation distortion	$V_{O} = 2 V_{PP}$ envelope, = 200-kHz tone spacing, $= R_{L} = 100 \Omega$	$f_C = 70 \text{ MHz}$		-78		dBc	
Zila-order intermodulation distortion		f _C = 140 MHz		-55			
3rd-order intermodulation distortion		$f_C = 70 \text{ MHz}$		-88			
Sid-order intermodulation distortion		f _C = 140 MHz		-72			
2nd-order output intercept point		f _C = 70 MHz		77		dBm	
2nd-order output intercept point	200-kHz tone spacing	f _C = 140 MHz		53			
2rd order output intercent point	R _L = 100 Ω	f _C = 70 MHz		42			
3rd-order output intercept point		f _C = 140 MHz		34			
1-dB compression point	f _C = 70 MHz			12.2		-ID	
	f _C = 140 MHz			10.8		dBm	
Noise figure	50-Ω system, 10 MHz, G	= 6 dB		19.8		dB	
Input voltage noise	f > 10 MHz			2.2		nV/√ Hz	
Input current noise	f > 10 MHz			1.7		pA/√ Hz	
DC PERFORMANCE							
Open-loop voltage gain (A _{OL})				63		dB	С
land off at valence	T _A = +25°C			1	4	mV	
Input offset voltage	$T_A = -40$ °C to +85°C			1	5	mV	A
Average offset voltage drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			2.6		μV/°C	В
land him a summer	T _A = +25°C			8	15.5		
Input bias current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			8	18.5	μA	A
Average bias current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			20		nA/°C	В
Input offset current	T _A = +25°C			1.6	3.6	^	Λ
Input offset current	$T_A = -40$ °C to +85°C			1.6	7	, μΑ	Α
Average offset current drift	$T_A = -40$ °C to +85°C			4		nA/°C	В

⁽¹⁾ Test levels: (A) 100% tested at +25°C. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.



Test conditions at $V_{S+}=2.5$ V, $V_{S-}=-2.5$ V, G=0 dB, CM= open, $V_{O}=2$ V_{PP} , $R_{F}=348$ Ω , $R_{L}=200-\Omega$ differential, $T_{A}=+25$ °C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	TEST LEVEL (1)
INPUT	,	,		<u>, </u>			
Common-mode input range high				1.4		V	
Common-mode input range low				-1.4		V	В
Common-mode rejection ratio				90		dB	
Differential input impedance				1.3 1.8		MO II - E	0
Common-mode input impedance				1.0 2.3		MΩ pF	С
ОИТРИТ							
Maximum autaut valtaga high		T _A = +25°C	1.2	1.4		V	
Maximum output voltage high	Each output with 100 Ω	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	1.1	1.4		V	
Minimum output valtage leve	to midsupply	T _A = +25°C		-1.4	-1.2	V	Α
Minimum output voltage low		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		-1.4	-1.1	V	
Differential output voltage swing	T _A = +25°C		4.8	5.6		V	
	$T_A = -40$ °C to +85°C		4.4	5.6		V	
Differential output current drive	R _L = 10 Ω			96		mA	
Output balance error	V _O = 100 mV, f = 1 MHz			-52		dB	С
Closed-loop output impedance	f = 1 MHz			0.3		Ω	
OUTPUT COMMON-MODE VOLTAG	E CONTROL	-	! !	<u>"</u>			
Small-signal bandwidth		250				MHz	_
Slew rate			110		V/µs		
Gain				1		V/V	
Output common-mode offset from CM input	-1 V < CM < 1 V	-1 V < CM < 1 V		5		mV	С
CM input bias current	-1 V < CM < 1 V			±40		μA	
CM input voltage range				-1.5 to 1.5		V	
CM input impedance				23 1		kΩ pF	
CM default voltage				0		V	
POWER SUPPLY	,						
Specified operating voltage			3	5	5.5	V	С
	T _A = +25°C			37.7	40.9		
Maximum quiescent current	$T_A = -40$ °C to +85°C			37.7	41.9	mA	
	T _A = +25°C		34.5	37.7			Α
Minimum quiescent current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		33.5	37.7		mA	
Power-supply rejection (±PSRR)				90		dB	С
POWER-DOWN		-	! !	<u>"</u>	<u> </u>		
Enable voltage threshold	Referenced to V _S -, assure	ed on above 2.1 V + V _{S-}		> 2.1 + V _{S-}		V	
Disable voltage threshold	Assured off below 0.7 V + V _S _			< 0.7 + V _{S-}		V	С
	T _A = +25°C			0.65	0.9		
Power-down quiescent current	$T_A = -40$ °C to +85°C			0.65	1	mA	Α
Input bias current	PD = V _{S-}			100		μA	
Input impedance				50 2		kΩ pF	
Turn-on time delay	Measured to output on			55		ns	С
Turn-off time delay	Measured to output off			10		μs	1

www.ti.com

ELECTRICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 \text{ V}$

Test conditions at $V_{S+}=1.5$ V, $V_{S-}=-1.5$ V, G=0 dB, CM= open, $V_{O}=1$ V_{PP} , $R_{F}=348$ Ω , $R_{L}=200-\Omega$ differential, $T_{A}=+25$ °C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST C	CONDITIONS	TYP	UNIT	TEST LEVEL (1)
AC PERFORMANCE					
Small aignal handwidth	$G = 0 dB, V_O = 100 mV_{PP}$		1.6	GHz	
Small-signal bandwidth	$G = 6 \text{ dB}, V_O = 100 \text{ mV}_{PP}$		1.3	GHz	
Gain-bandwidth product	G = 6 dB		2.6	GHz	
Deadwidth for O JD Flateria	$G = 0 dB, V_O = 1 V_{PP}$		135	MI I-	
Bandwidth for 0-dB Flatness	$G = 6 dB$, $V_O = 1 V_{PP}$		450	MHz	
Large-signal bandwidth	G = 10 dB, V _O = 1 V _{PP}		1.4	GHz	
Slew rate (differential)			2700	V/µs	
Rise time			0.25		
Fall time	1-V step		0.25		
Settling time to 1%			2.9	ns	
Settling time to 0.1%			16		
	f = 10 MHz	f = 10 MHz			
2nd-order harmonic distortion	f = 50 MHz		-86	dBc	
	f = 100 MHz		-60		
	f = 10 MHz		-83		
3rd-order harmonic distortion	f = 50 MHz		-61	dBc	
	f = 100 MHz		-49		
		f _C = 70 MHz	-78		
2nd-order intermodulation distortion 3rd-order intermodulation distortion	$V_O = 1 V_{PP}$	f _C = 140 MHz	-55		
	200-kHz tone spacing, $R_1 = 100 \Omega$	f _C = 70 MHz	-82	dBc	
	KL = 100 tz	f _C = 140 MHz	-65		
		f _C = 70 MHz	70.2		
2nd-order output intercept point	200 kHz tono angoing	f _C = 140 MHz	47	- dBm	С
	200-kHz tone spacing $R_L = 100 \Omega$	f _C = 70 MHz	32.7		
3rd-order output intercept point		f _C = 140 MHz	24.7		
	f _C = 70 MHz	1.0	3		
1-dB compression point	f _C = 140 MHz		2	dBm	
Noise figure	50-Ω system, 10 MHz, G =	: 6 dB	19.8	dB	
Input voltage noise	f > 10 MHz		3.3	nV/√ Hz	
Input current noise	f > 10 MHz		1.7	pA/√ Hz	
DC PERFORMANCE			,	F	1
Open-loop voltage gain (A _{OL})			68	dB	1
Input offset voltage	T _A = +25°C		1	mV	1
Average offset voltage drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		2.6	μV/°C	1
Input bias current	T _A = +25°C		6	μΑ	1
Average bias current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		20	nA/°C	†
Input offset current	T _A = +25°C			μA	†
Average offset current drift	$T_A = +25 \text{ C}$ $T_A = -40 \text{ °C to } +85 \text{ °C}$		1.6	nA/°C	1
INPUT	1A - 10 0 to 100 0		7	1,, , ,	1
Common-mode input range high			0.4		1
Common-mode input range low			-0.4	V	
Common-mode rejection ratio			90	dB	1
Differential input impedance				uÞ	1
			1.3 1.8	$M\Omega \mid\mid pF$	
Common-mode input impedance		1.0 2.3		<u> </u>	

⁽¹⁾ Test levels: (A) 100% tested at +25°C. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.




Test conditions at $V_{S+}=1.5$ V, $V_{S-}=-1.5$ V, G=0 dB, CM= open, $V_{O}=1$ V_{PP} , $R_{F}=348$ Ω , $R_{L}=200-\Omega$ differential, $T_{A}=+25$ °C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER			UNIT	TEST LEVEL (1)
OUTPUT				
Maximum output voltage high	Fach output with 100 O to midewalk	0.45	V	
Minimum output voltage low	Each output with 100 Ω to midsupply	-0.45	V	
Differential output voltage swing		1.8	V	
Differential output current drive	R _L = 10 Ω	50	mA	
Output balance error	V _O = 100 mV, f = 1 MHz	-54	dB	
Closed-loop output Impedance	f = 1 MHz	0.3	Ω	
OUTPUT COMMON-MODE VOLTAGE CO	ONTROL			
Small-signal bandwidth		150	MHz	
Slew rate		60	V/µs	
Gain		1	V/V	
Output common-mode offset from CM input	-0.5 V < CM < 0.5 V	4	mV	
CM input bias current	-0.5 V < CM < 0.5 V	±40	μΑ	
CM input voltage range		-1.5 to 1.5	V	С
CM input impedance		20 1	kΩ pF	
CM default voltage		0	V	
POWER SUPPLY				
Quiescent current		34.8	mA	
Power-supply rejection (±PSRR)		80	dB	
POWER-DOWN				
Enable voltage threshold	Referenced to V_{S-} , assured on above 2.1 V + V_{S-}	> 2.1	V	
Disable voltage threshold	Assured off below 0.7 V + V _S _	< 0.7	V	
Power-down quiescent current		0.46	mA	
Input bias current	$\overline{PD} = V_{S-}$	65	μΑ	
Input impedance		50 2	kΩ pF	
Turn-on time delay	Measured to output on	100	ns	
Turn-off time delay	Measured to output off	10	μs	1



DEVICE INFORMATION



TERMINAL FUNCTIONS

	MINAL ACKAGE)	DESCRIPTION
NO.	NAME	
1	NC	No internal connection
2	V _{IN} -	Inverting amplifier input
3	V _{OUT+}	Noninverting amplifier output
4, 9	CM	Common-mode voltage input
5-8	V _{S+}	Positive amplifier power-supply input
10	V_{OUT-}	Inverted amplifier output
11	V_{IN+}	Noninverting amplifier input
12	PD	Power-down; \overline{PD} = logic low puts part into low-power mode, \overline{PD} = logic high or open for normal operation
13-16	V _{S-}	Negative amplifier power-supply input



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 \text{ V}$

Small-Signal Frequency	$G = 0 dB, V_{OD} = 100 mV_{PP}$		Figure 1
Response	$G = 6 \text{ dB}, V_{OD} = 100 \text{ mV}_{PP}$		Figure 2
Large-Signal Frequency	$G = 0 dB$, $V_{OD} = 2 V_{PP}$		Figure 3
Response	$G = 6 dB$, $V_{OD} = 2 V_{PP}$		Figure 4
	HD_2 , $G = 0$ dB, $V_{OD} = 2$ V_{PP}	vs Frequency	Figure 5
	HD_3 , $G = 0$ dB, $V_{OD} = 2$ V_{PP}	vs Frequency	Figure 6
	HD_2 , G = 6 dB, V_{OD} = 2 V_{PP}	vs Frequency	Figure 7
Harmonic Distortion	HD_3 , $G = 6 dB$, $V_{OD} = 2 V_{PP}$	vs Frequency	Figure 8
	HD_2 , $G = 0 dB$	vs Output Voltage	Figure 9
	HD ₃ , G = 0 dB	vs Output Voltage	Figure 10
	HD_2 , $G = 0 dB$	vs CM Output Voltage	Figure 11
	HD ₃ , G = 0 dB	vs CM Output Voltage	Figure 12
Intermodulation	IMD_2 , $G = 0 dB$	vs Frequency	Figure 13
Distortion	IMD_3 , $G = 0 dB$	vs Frequency	Figure 14
Outrant International Delat	OIP ₂	vs Frequency	Figure 15
Output Intercept Point	OIP ₃	vs Frequency	Figure 16
S-Parameters		vs Frequency	Figure 17
Transition Rate		vs Output Voltage	Figure 18
Transient Response			Figure 19
Settling Time			Figure 20
Rejection Ratio		vs Frequency	Figure 21
Output Impedance		vs Frequency	Figure 22
Overdrive Recovery			Figure 23
Output Voltage Swing		vs Load Resistance	Figure 24
Turn-Off Time			Figure 25
Turn-On Time			Figure 26
Input Offset Voltage		vs Input Common-Mode Voltage	Figure 27
Open-Loop Gain		vs Frequency	Figure 28
Input-Referred Noise		vs Frequency	Figure 29
Noise Figure		vs Frequency	Figure 30
Quiescent Current		vs Supply Voltage	Figure 31
Power-Supply Current		vs Supply Voltage in Power-Down Mode	Figure 32
Output Balance Error		vs Frequency	Figure 33
CM Input Impedance		vs Frequency	Figure 34
CM Small-Signal Frequency	Response		Figure 35
CM Input Bias Current		vs CM Input Voltage	Figure 36
Differential Output Offset Vol	tage	vs CM Input Voltage	Figure 37
Output Common-Mode Offse	t	vs CM Input Voltage	Figure 38



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5 V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 348 Ω , R_{L} = 200- Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.

SMALL-SIGNAL FREQUENCY RESPONSE




Figure 1.





Figure 3.



SMALL-SIGNAL FREQUENCY RESPONSE




Figure 2.

LARGE-SIGNAL FREQUENCY RESPONSE




Figure 4.

HD₃ vs FREQUENCY




Figure 6.



Test conditions at $V_{S+} = +2.5 \text{ V}$, $V_{S-} = -2.5 \text{ V}$, CM = open, $V_O = 2 \text{ V}_{PP}$, $R_F = 348 \Omega$, $R_L = 200 - \Omega$ differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.





Figure 7.



HD₂ vs OUTPUT COMMON-MODE VOLTAGE




Figure 11.

ro uct fold in Lir k(s.: THS4(13)




Figure 8.




Figure 10.

HD₃ vs OUTPUT COMMON-MODE VOLTAGE




Figure 12.



Test conditions at $V_{S+} = +2.5 \text{ V}$, $V_{S-} = -2.5 \text{ V}$, CM = open, $V_O = 2 \text{ V}_{PP}$, $R_F = 348 \Omega$, $R_L = 200 - \Omega$ differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.




Figure 13.




Figure 15.




Figure 17.






Figure 14.








Figure 18.

Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 348 Ω , R_{L} = 200- Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.




Figure 19.




Figure 20.

REJECTION RATIO vs FREQUENCY






Figure 21.

OUTPUT IMPEDANCE vs FREQUENCY



ro uct folder Lit k(s.: THS4/13



OUTPUT VOLTAGE SWING vs LOAD RESISTANCE




Figure 24.



Test conditions at $V_{S+} = +2.5$ V, $V_{S-} = -2.5$ V, CM = open, $V_{O} = 2$ V_{PP}, $R_{F} = 348$ Ω , $R_{L} = 200$ - Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.




Figure 25.




Figure 26.






Figure 27.

OPEN-LOOP GAIN vs FREQUENCY




Figure 28.

INPUT-REFERRED NOISE vs FREQUENCY




Figure 29.

NOISE FIGURE vs FREQUENCY




Figure 30.



ro uct old ir Lii k(s : THS4: 13

Test conditions at $V_{S+} = +2.5 \text{ V}$, $V_{S-} = -2.5 \text{ V}$, CM = open, $V_O = 2 \text{ V}_{PP}$, $R_F = 348 \Omega$, $R_L = 200 - \Omega$ differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.

QUIESCENT CURRENT vs SUPPLY VOLTAGE




Figure 31.

POWER-DOWN QUIESCENT CURRENT vs SUPPLY VOLTAGE






Figure 32.

OUTPUT BALANCE ERROR RESPONSE vs FREQUENCY



CM SMALL-SIGNAL FREQUENCY RESPONSE



CM INPUT IMPEDANCE vs FREQUENCY




Figure 34.

CM INPUT BIAS CURRENT vs CM INPUT VOLTAGE




Figure 36.



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 348 Ω , R_{L} = 200- Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.

DIFFERENTIAL OUTPUT OFFSET VOLTAGE vs CM INPUT COMMON-MODE VOLTAGE




Figure 37.

OUTPUT COMMON-MODE OFFSET vs CM INPUT VOLTAGE




Figure 38.



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 \text{ V}$

Carall Cianal Francisco Decrease	$G = 0 \text{ dB}, V_{OD} = 100 \text{ mV}_{PP}$		Figure 39
Small-Signal Frequency Response	$G = 6 \text{ dB}, V_{OD} = 100 \text{ mV}_{PP}$		Figure 40
Lorgo Cignol Fraguency Doopens	$G = 0 dB$, $V_{OD} = 1 V_{PP}$		Figure 41
Large-Signal Frequency Response	$G = 6 dB$, $V_{OD} = 1 V_{PP}$		Figure 42
	HD_2 , $G = 0$ dB , $V_{OD} = 1$ V_{PP}	vs Frequency	Figure 43
	HD_3 , $G = 0$ dB , $V_{OD} = 1$ V_{PP}	vs Frequency	Figure 44
	HD_2 , G = 6 dB, V_{OD} = 1 V_{PP}	vs Frequency	Figure 45
Harmonic	HD_3 , $G = 6 dB$, $V_{OD} = 1 V_{PP}$	vs Frequency	Figure 46
Distortion	HD_2 , $G = 0 dB$	vs Output Voltage	Figure 47
	HD_3 , $G = 0 dB$	vs Output Voltage	Figure 48
	HD_2 , $G = 0 dB$	vs CM Output Voltage	Figure 49
	HD_3 , $G = 0 dB$	vs CM Output Voltage	Figure 50
Intermodulation	IMD_2 , $G = 0 dB$	vs Frequency	Figure 51
Distortion	IMD_3 , $G = 0 dB$	vs Frequency	Figure 52
Output Intercent Daint	OIP ₂	vs Frequency	Figure 53
Output Intercept Point	OIP ₃	vs Frequency	Figure 54
S-Parameters		vs Frequency	Figure 55
Transition Rate		vs Output Voltage	Figure 56
Transient Response		·	Figure 57
Settling Time			Figure 58
Output Voltage Swing		vs Load Resistance	Figure 59
Rejection Ratio		vs Frequency	Figure 60
Overdrive Recovery		·	Figure 61
Output Impedance		vs Frequency	Figure 62
Turn-Off Time		·	Figure 63
Turn-On Time			Figure 64
Output Balance Error		vs Frequency	Figure 65
Noise Figure		vs Frequency	Figure 66
CM Small-Signal Frequency Respon	se		Figure 67
CM Input Impedance		vs Frequency	Figure 68
Differential Output Offset Voltage		vs CM Input Voltage	Figure 69
Output Common-Mode Offset		vs CM Input Voltage	Figure 70



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 \text{ V}$

Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5V, CM = open, V_{OD} = 1 V_{PP} , R_F = 348 Ω , R_L = 200- Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.

SMALL-SIGNAL FREQUENCY RESPONSE




Figure 39.

SMALL-SIGNAL FREQUENCY RESPONSE




Figure 40.

LARGE-SIGNAL FREQUENCY RESPONSE




Figure 41.

LARGE-SIGNAL FREQUENCY RESPONSE




Figure 42.




Figure 43.




Figure 44.



ro uct fold in Lil k(s.: THS4/13

Test conditions at $V_{S+} = +1.5 \text{ V}$, $V_{S-} = -1.5 \text{ V}$, CM = open, $V_{OD} = 1 \text{ V}_{PP}$, $R_F = 348 \Omega$, $R_L = 200 - \Omega$ differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.




Figure 45.





Figure 47.








Figure 46.

HD₃ vs OUTPUT VOLTAGE




Figure 48.

HD₃ vs OUTPUT COMMON-MODE VOLTAGE




Figure 50.

200



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 \text{ V (continued)}$

Test conditions at $V_{S+} = +1.5 \text{ V}$, $V_{S-} = -1.5 \text{ V}$, CM = open, $V_{OD} = 1 \text{ V}_{PP}$, $R_F = 348 \Omega$, $R_L = 200-\Omega$ differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.





Figure 51.



S-PARAMETERS vs FREQUENCY





Figure 55.



IMD₃ vs FREQUENCY

Figure 52.

100


f - Frequency - MHz

50

-100

n





TRANSITION RATE vs OUTPUT VOLTAGE




Figure 56.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5V, CM = open, V_{OD} = 1 V_{PP} , R_F = 348 Ω , R_L = 200- Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.




Figure 57.




Figure 58.

OUTPUT VOLTAGE SWING vs LOAD RESISTANCE




Figure 59.




Figure 60.




Figure 61.

ro uct old ir Lii k(s : THS4: 13




Figure 62.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5V, CM = open, V_{OD} = 1 V_{PP} , R_F = 348 Ω , R_L = 200- Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.




Figure 63.




Figure 64.

OUTPUT BALANCE ERROR vs FREQUENCY






Figure 65.

NOISE FIGURE vs FREQUENCY



CM SMALL-SIGNAL FREQUENCY RESPONSE



CM INPUT IMPEDANCE vs FREQUENCY




Figure 68.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5V, CM = open, V_{OD} = 1 V_{PP} , R_F = 348 Ω , R_L = 200- Ω differential, G = 0 dB, single-ended input, and input and output referenced to midsupply, unless otherwise noted.

DIFFERENTIAL OUTPUT OFFSET VOLTAGE vs CM INPUT VOLTAGE




Figure 69.

OUTPUT COMMON-MODE OFFSET vs CM INPUT VOLTAGE




Figure 70.

www.ti.com

TEST CIRCUITS

The THS4513 is tested with the following test circuits built on the evaluation module (EVM). For simplicity, power-supply decoupling is not shown—see *Layout Recommendations* in the *Applications* section for recommendations. Depending on the test conditions, component values are changed per the following tables, or as otherwise noted. The signal generators used are ac-coupled, 50- Ω sources and a 0.22- μ F capacitor and 49.9- Ω resistor to ground are inserted across $R_{\rm IT}$ on the alternate input to balance the circuit. A split power supply is used to ease the interface to common test equipment, but the amplifier can be operated single-supply as described in the applications section with no impact on performance.

Table 1. Gain Component Values

GAIN	R _F	R _G	R _{IT}
0 dB	348 Ω	340 Ω	56.2 Ω
6 dB	348 Ω	66.5 Ω	61.4 Ω

Note the gain setting includes 50- Ω source impedance. Components are chosen to achieve gain and 50- Ω input termination.

Table 2. Load Component Values

R_L	Ro	R _{OT}	Atten.
100 Ω	25 Ω	Open	6 dB
200 Ω	86.6 Ω	69.8 Ω	16.8 dB
499 Ω	237 Ω	56.2 Ω	25.5 dB
1k Ω	487 Ω	52.3 Ω	31.8 dB

Note the total load includes $50-\Omega$ termination by the test equipment. Components are chosen to achieve load and $50-\Omega$ line termination through a 1:1 transformer.

Due to the voltage divider on the output formed by the load component values, the amplifier output is attenuated. The column *Atten* in Table 2 shows the attenuation expected from the resistor divider. When using a transformer at the output as shown in Figure 72, the signal will see slightly more loss, and these numbers will be approximate.

Frequency Response

The circuit shown in Figure 71 is used to measure the frequency response of the circuit.

A network analyzer is used as the signal source and as the measurement device. The output impedance of the network analyzer is 50 $\Omega.$ R_{IT} and R_{G} are chosen to impedance match to 50 $\Omega,$ and to maintain the proper gain. To balance the amplifier, a 0.22- μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

The output is probed using a high-impedance differential probe across the $100-\Omega$ resistor. The gain is referred to the amplifier output by adding back the 6-dB loss due to the voltage divider on the output.




Figure 71. Frequency Response Test Circuit

Distortion and 1-dB Compression

The circuit shown in Figure 72 is used to measure harmonic distortion, intermodulation distortion, and 1-db compression point of the amplifier.

A signal generator is used as the signal source and the output is measured with a spectrum analyzer. The output impedance of the signal generator is 50 $\Omega.$ R_{IT} and R_{G} are chosen to impedance-match to 50 $\Omega,$ and to maintain the proper gain. To balance the amplifier, a 0.22- μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured, then a high-pass filter is inserted at the output to reduce the fundamental so that it does not generate distortion in the input of the spectrum analyzer.

The transformer used in the output to convert the signal from differential to single-ended is an ADT1-1WT. It limits the frequency response of the circuit so that measurements cannot be made below approximately 1 MHz.




Figure 72. Distortion Test Circuit



The 1-dB compression point is measured with a spectrum analyzer with $50-\Omega$ double termination or $100-\Omega$ termination; see Table 2. The input power is increased until the output is 1 dB lower than expected. The number reported in the table data is the power delivered to the spectrum analyzer input. Add 3 dB to refer to the amplifier output.

S-Parameter, Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive, Output Voltage, and Turn-On/Off Time

The circuit shown in Figure 73 is used to measure s-parameters, slew rate, transient response, settling time, output impedance, overdrive recovery, output voltage swing, and turn-on/turn-off times of the amplifier. For output impedance, the signal is injected at V_{OUT} with V_{IN} left open and the drop across the 49.9- Ω resistor is used to calculate the impedance seen looking into the amplifier output.

Because S_{21} is measured single-ended at the load with $50-\Omega$ double termination, add 12 dB to refer to the amplifier's output as a differential signal.




Figure 73. S-Parameter, SR, Transient Response, Settling Time, Z_O, Overdrive Recovery, V_{OUT} Swing, and Turn-On/Off Test Circuit

CM Input

The circuit shown in Figure 74 is used to measure the frequency response and input impedance of the CM input. Frequency response is measured single-ended at V_{OUT+} or V_{OUT-} with the input injected at $V_{IN},\,R_{CM}=0$ Ω and $R_{CMT}=49.9$ $\Omega.$ The input impedance is measured with $R_{CM}=49.9$ Ω with $R_{CMT}=$ open, and calculated by measuring the voltage drop across R_{CM} to determine the input current.




Figure 74. CM Input Test Circuit

CMRR and PSRR

The circuit shown in Figure 75 is used to measure the CMRR and PSRR of V_{S+} and V_{S-} . The input is switched appropriately to match the test being performed.




Figure 75. CMRR and PSRR Test Circuit



APPLICATION INFORMATION

APPLICATIONS

The following circuits show application information for the THS4513. For simplicity, power-supply decoupling capacitors are not shown in these diagrams. Please see the *THS4513 EVM* section for recommendations. For more detail on the use and operation of fully-differential op amps refer to the application report, *Fully-Differential Amplifiers* (SLOA054).

Differential Input to Differential Output Amplifier

The THS4513 is a fully-differential op amp, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 76 (CM input not shown). The gain of the circuit is set by R_{F} divided by $R_{\text{G}}.$




Figure 76. Differential Input to Differential Output Amplifier

Depending on the source and load, input and output termination can be accomplished by adding R_{IT} and $R_{\text{O}}.$

Single-Ended Input to Differential Output Amplifier

The THS4513 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 77 (CM input not shown). The gain of the circuit is again set by R_{F} divided by R_{G} .




Figure 77. Single-Ended Input to Differential Output Amplifier

Input Common-Mode Voltage Range

The input common-model voltage of a fully differential op amp is the voltage at the '+' and '-' input pins of the op amp.

It is important to not violate the input common-mode voltage range (V_{ICR}) of the op amp. Assuming the op amp is in linear operation the voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin will determine the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by Equation 1:

$$V_{IC} = \left(V_{OUT+} \times \frac{R_G}{R_G + R_F}\right) + \left(V_{IN-} \times \frac{R_F}{R_G + R_F}\right) \tag{1}$$

To determine the V_{ICR} of the op amp, the voltage at the negative input is evaluated at the extremes of V_{OUT+} .

As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.



Setting the Output Common-Mode Voltage

The output common-mode voltage is set by the voltage at the CM pin(s). The internal common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typ) from the set voltage, when set within 0.5 V of midsupply, with less than 4-mV differential offset voltage. If left unconnected, the common-mode set point is set to midsupply by internal circuitry, which may be over-driven from an external source. Figure 78 is representative of the CM input. The internal CM circuit has about 700 MHz of -3-dB bandwidth, which is required for best performance, but it is intended to be a dc bias input pin. Bypass capacitors are recommended on this pin to reduce noise at the output. The external current required to overdrive the internal resistor divider is given by Equation 2:

$$I_{EXT} = \frac{2V_{CM} - (V_{S+} - V_{S-})}{50 \text{ k}\Omega}$$
 (2)

where V_{CM} is the voltage applied to the CM pin.




Figure 78. CM Input Circuit

Single-Supply Operation (3 V to 5 V)

To facilitate testing with common lab equipment, the THS4513 EVM allows split-supply operation, and the characterization data presented in this data sheet were taken with split-supply power inputs. The device can easily be used with a single-supply power input without degrading the performance. Figure 79, Figure 80, and Figure 81 show dc and ac-coupled single-supply circuits with single-ended inputs. These configurations all allow the input and output common-mode voltage to be set to midsupply allowing for optimum performance. The information presented here can also be applied to differential input sources.

In Figure 79, the signal source is referenced to a

voltage derived from the CM pin via a unity-gain wideband buffer such as the BUF602. V_{CM} is set to midsupply by THS4513 internal circuitry. R_{T} along with the input impedance of the amplifier provides input termination, which is also referenced to V_{CM} .

Note that R_S and R_T are added to the alternate input from the signal input to balance the amplifier. Alternately, one resistor can be used equal to the combined value $R_G + R_S \parallel R_T$ on this input. This technique is also true of the circuits shown in Figure 80 and Figure 81.




Figure 79. THS4513 DC-Coupled Single-Supply with Input Biased to V_{CM}

In Figure 80, the source is referenced to ground and so is the input termination resistor. R_{PU} is added to the circuit to avoid violating the V_{ICR} of the op amp. The proper value of resistor to add can be calculated from Equation 3:

$$R_{PU} = \frac{(V_{IC} - V_{S+})}{V_{CM} \left(\frac{1}{R_F}\right) - V_{IC} \left(\frac{1}{R_{IN}} + \frac{1}{R_F}\right)}$$
(3)




Figure 80. THS4513 DC-Coupled Single-Supply with R_{PU} Used to Set V_{IC}

www.ti.com

 V_{IC} is the desired input common-mode voltage, $V_{CM} = CM$, and $R_{IN} = R_G + R_S \mid\mid R_T$. To set to midsupply, make the value of $R_{PU} = R_G + R_S \mid\mid R_T$.

Table 3 is a modification of Table 1 to add the proper values with R_{PU} assuming a $50-\Omega$ source impedance and setting the input and output common-mode voltage to midsupply.

There are two drawbacks to this configuration. One is that it requires additional current from the power supply. Using the values shown for a gain of 0 dB requires 14 mA more current with 5-V supply, and 8.2 mA more current with 3-V supply.

The other drawback is that this configuration also increases the noise gain of the circuit. In the 10-dB gain case, noise gain increases by a factor of 1.5.

Table 3. R_{PU} Values for Various Gains

Gain	R _F	R_G	R _{IT}	R _{PU}
0 dB	348 Ω	340 Ω	56.2 Ω	365 Ω
6 dB	348 Ω	168 Ω	64.9 Ω	200 Ω

Figure 81 shows ac-coupling to the source. Using capacitors in series with the termination resistors allows the amplifier to self-bias both input and output to midsupply.




Figure 81. THS4513 AC-Coupled Single-Supply

Low-Pass Filter

One application for the THS4513 is as a unity-gain buffer with low-pass filtering. Figure 82 shows a circuit that is driven by an ac-coupled $50-\Omega$ source. A 1:1 transformer converts the differential output of the THS4513 into a single-ended output capable of driving $50-\Omega$ test equipment. The circuit as shown has an overall gain of -6 dB due to the voltage divider on the device output, and has a roll-off frequency of approximately 60 MHz. The measured gain versus frequency response of the overall circuit is shown in Figure 83. The low-frequency roll-off is due to losses in the output transformer at those frequencies.




Figure 82. 60-MHz Low-Pass Filter




Figure 83. Low-Pass Filter Measured Frequency Response



THS4513 and ADS5500 Combined Performance

The THS4513 is designed to be a high-performance drive amplifier for high-performance data converters like the ADS5500 14-bit 125-MSPS ADC. Figure 84 shows a circuit combining the two devices. The THS4513 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5500. The 100-Ω resistors and 2.7-pF capacitor between the THS4513 outputs and ADS5500 inputs along with the input capacitance of the ADS5500 limit the bandwidth of the signal to 115 MHz (-3 dB). For testing, a signal generator is used for the signal source. The generator is an ac-coupled $50-\Omega$ source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal source. Input termination is accomplished via the 69.8-Ω resistor and 0.22-μF capacitor to ground in conjunction with the input impedance of the amplifier circuit. A 0.22-μF capacitor and 49.9-Ω resistor is inserted to ground across the 69.8-Ω resistor and 0.22-µF capacitor on the alternate input to balance the circuit. Gain is a function of the source impedance, termination, and 348- Ω feedback resistor. Refer to Table 3 for component values to set proper $50-\Omega$ termination for other common gains. A split power supply of +4 V and -1 V is used to set the input and output common-mode voltages approximately midsupply while setting the input common-mode of the ADS5500 to the recommended +1.55 V. This configuration maintains maximum headroom on the internal transistors of the THS4513 to ensure optimum performance.




Figure 84. THS4513 and ADS5500 Circuit

Figure 85 shows the two-tone FFT of the THS4513 and ADS5500 circuit with 65 MHz and 70 MHz input frequencies. The SFDR is 90 dBc.




Figure 85. THS4513 and ADS5500 2-Tone FFT with 65-MHz and 70-MHz Inputs

THS4513 and ADS5424 Combined Performance

Figure 86 shows the THS4513 driving the ADS5424 ADC.

As before, the THS4513 amplifier provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5424. Input termination and circuit testing is the same as described above for the THS4513 and ADS5500 circuit.

The $225-\Omega$ resistors and 2.7-pF capacitor between the THS4513 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100 MHz (-3 dB).

Since the ADS5424 recommended input common-mode voltage is 2.4 V, the THS4513 is operated from a single power-supply input with $V_{S\,+}=5$ V and $V_{S-}=0$ V (ground).




Figure 86. THS4513 and ADS5424 Circuit

www.ti.com

Layout Recommendations

It is recommended to follow the layout of the external components near the amplifier, ground plane construction, and power routing of the EVM as closely as possible. General guidelines are:

- 1. Signal routing should be direct and as short as possible into and out of the op amp circuit.
- The feedback path should be short and direct; avoid vias.
- 3. Ground or power planes should be removed from directly under the amplifier input and output pins.
- 4. An output resistor is recommended on each output, as near to the output pin as possible.
- 5. Two 10-μF and two 0.1-μF power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- 6. Two 0.1-µF capacitors should be placed between the CM input pins and ground. This configuration limits noise coupled into the pins. One each should be placed to ground near pin 4 and pin 9.
- It is recommended to split the ground panel on layer 2 (L2) as shown below and to use a solid ground on layer 3 (L3). A single-point connection should be used between each split section on L2 and L3.
- A single-point connection to ground on L2 is recommended for the input termination resistors R1 and R2. This configuration should be applied to the input gain resistors if termination is not used.
- The recommended printed circuit board (PCB) footprint for the THS4513 is shown in the Land Pattern of Figure 88.

PowerPAD™ DESIGN CONSIDERATIONS

The THS4513 is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe on which the die is mounted (see Figure 87a and Figure 87b). This arrangement results in the lead frame being exposed

as a thermal pad on the underside of the package (see Figure 87c). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

Note that the THS4513 has no electrical connection between the PowerPAD and circuitry on the die. Connecting the PowerPAD to any potential voltage between $V_{\text{S+}}$ and $V_{\text{S-}}$ is acceptable. It is most important that it be connected for maximum heat dissipation.

The PowerPAD package allows both assembly and thermal management in one manufacturing operation.

During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface-mount with the previously awkward mechanical methods of heatsinking.




Figure 87. Views of Thermally-Enhanced Package



PowerPAD PCB LAYOUT CONSIDERATIONS

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.




Figure 88. PowerPAD PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 88. There should be etch for the leads as well as etch for the thermal pad.
- Place five holes in the area of the thermal pad.
 The holes should be 13 mils (0.013 in, 0.33 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. They help dissipate the heat generated by the IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is

- useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the IC PowerPAD package should make the connection to the internal ground plane, with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This process results in a part that is properly installed.

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class AB), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, $\theta_{\rm JA}$ decreases and the heat dissipation capability increases. For a single package, the sum of the RMS output currents and voltages should be used to choose the proper package.



THS4513 EVM

Figure 89 is the THS4513 EVAL1 EVM schematic; layers 1 through 4 of the PCB are shown Figure 91, and Table 4 is the bill of materials for the EVM as supplied from TI.




Figure 89. THS4513 EVAL1 EVM Schematic

Figure 90.




Figure 91. THS4513 EVAL1 EVM Layer 1 through Layer 4



Table 4. THS4513 EVAL1 EVM Bill of Materials

DESCRIPTION	SMD SIZE	REFERENCE DESIGNATOR	PCB QTY	MANUFACTURER PART NUMBER						
CAP, 10.0 µF, Ceramic, X5R, 6.3 V	0805	C3, C4, C5, C6	4	(AVX) 08056D106KAT2A						
CAP, 0.1 µF, Ceramic, X5R, 10 V	0402	C9, C10, C11, C12, C13, C14	6	(AVX) 0402ZD104KAT2A						
CAP, 0.22 µF, Ceramic, X5R, 6.3 V	0402	C15	1	(AVX) 04026D224KAT2A						
OPEN	0402	C1, C2, C7, C8	4							
OPEN	0402	R9, R10	2							
Resistor, 49.9 Ω, 1/16 W, 1%	0402	R12	1	(KOA) RK73H1ETTP49R9F						
Resistor, 56.2 Ω, 1/16 W, 1%	0402	R1, R2	2	(KOA) RK73H1ETTP56R2F						
Resistor, 69.8 Ω, 1/16 W, 1%	0402	R11	1	(KOA) RK73H1ETTP69R8F						
Resistor, 86.6 Ω, 1/16 W, 1%	0402	R7, R8	2	(KOA) RK73H1ETTP86R6F						
Resistor, 340 Ω, 1/16 W, 1%	0402	R3, R4	2	(KOA) RK73H1ETTP3400F						
Resistor, 348 Ω, 1/16 W, 1%	0402	R5, R6	2	(KOA) RK73H1ETTP3480F						
Transformer, RF		T1	1	(MINI-CIRCUITS) ADT1-1WT						
Jack, banana receptance, 0.25" diameter hole		J4, J5, J6	3	(HH SMITH) 101						
OPEN		J1, J7, J8	3							
Connector, edge, SMA PCB Jack		J2, J3	2	(JOHNSON) 142-0701-801						
Test point, Red		TP1, TP2, TP3	3	(KEYSTONE) 5000						
IC, THS4513		U1	1	(TI) THS4513RGT						
Standoff, 4-40 HEX, 0.625" length			4	(KEYSTONE) 1808						
SCREW, PHILLIPS, 4-40, 0.250"			4	SHR-0440-016-SN						
Printed circuit board			1	(TI) EDGE# 6475514						
	CAP, 10.0 μF, Ceramic, X5R, 6.3 V CAP, 0.1 μF, Ceramic, X5R, 10 V CAP, 0.22 μF, Ceramic, X5R, 6.3 V OPEN OPEN Resistor, 49.9 Ω , 1/16 W, 1% Resistor, 56.2 Ω , 1/16 W, 1% Resistor, 69.8 Ω , 1/16 W, 1% Resistor, 86.6 Ω , 1/16 W, 1% Resistor, 340 Ω , 1/16 W, 1% Transformer, RF Jack, banana receptance, 0.25" diameter hole OPEN Connector, edge, SMA PCB Jack Test point, Red IC, THS4513 Standoff, 4-40 HEX, 0.625" length SCREW, PHILLIPS, 4-40, 0.250"	DESCRIPTION SIZE CAP, 10.0 μF, Ceramic, X5R, 6.3 V 0805 CAP, 0.1 μF, Ceramic, X5R, 10 V 0402 CAP, 0.22 μF, Ceramic, X5R, 6.3 V 0402 OPEN 0402 OPEN 0402 Resistor, 49.9 Ω, 1/16 W, 1% 0402 Resistor, 56.2 Ω, 1/16 W, 1% 0402 Resistor, 69.8 Ω, 1/16 W, 1% 0402 Resistor, 86.6 Ω, 1/16 W, 1% 0402 Resistor, 348 Ω, 1/16 W, 1% 0402 Transformer, RF Jack, banana receptance, 0.25" diameter hole OPEN Connector, edge, SMA PCB Jack Test point, Red IC, THS4513 Standoff, 4-40 HEX, 0.625" length SCREW, PHILLIPS, 4-40, 0.250"	DESCRIPTION SIZE DESIGNATOR CAP, 10.0 μF, Ceramic, X5R, 6.3 V 0805 C3, C4, C5, C6 CAP, 0.1 μF, Ceramic, X5R, 10 V 0402 C9, C10, C11, C12, C13, C14 CAP, 0.22 μF, Ceramic, X5R, 6.3 V 0402 C15 OPEN 0402 C1, C2, C7, C8 OPEN 0402 R9, R10 Resistor, 49.9 Ω, 1/16 W, 1% 0402 R12 Resistor, 56.2 Ω, 1/16 W, 1% 0402 R11 Resistor, 86.6 Ω, 1/16 W, 1% 0402 R7, R8 Resistor, 340 Ω, 1/16 W, 1% 0402 R3, R4 Resistor, 348 Ω, 1/16 W, 1% 0402 R5, R6 Transformer, RF T1 J4, J5, J6 OPEN J1, J7, J8 Connector, edge, SMA PCB Jack J2, J3 Test point, Red TP1, TP2, TP3 IC, THS4513 U1 Standoff, 4-40 HEX, 0.625" length SCREW, PHILLIPS, 4-40, 0.250"	DESCRIPTION SIZE DESIGNATOR QTY CAP, 10.0 μF, Ceramic, X5R, 6.3 V 0805 C3, C4, C5, C6 4 CAP, 0.1 μF, Ceramic, X5R, 10 V 0402 C9, C10, C11, C12, C13, C14 6 CAP, 0.22 μF, Ceramic, X5R, 6.3 V 0402 C15 1 OPEN 0402 C1, C2, C7, C8 4 OPEN 0402 R9, R10 2 Resistor, 49.9 Ω, 1/16 W, 1% 0402 R12 1 Resistor, 56.2 Ω, 1/16 W, 1% 0402 R1, R2 2 Resistor, 69.8 Ω, 1/16 W, 1% 0402 R7, R8 2 Resistor, 36.6 Ω, 1/16 W, 1% 0402 R7, R8 2 Resistor, 348 Ω, 1/16 W, 1% 0402 R5, R6 2 Transformer, RF T1 1 Jack, banana receptance, 0.25" diameter hole J4, J5, J6 3 OPEN J1, J7, J8 3 Connector, edge, SMA PCB Jack T2, J3 2 Test point, Red TP1, TP2, TP3 3 IC, THS4513 U1 1 SC						



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	anges from Revision C (May 2008) to Revision D	Page
•	Changed title of <i>Typical Characteristics:</i> $V_{S+} - V_{S-} = 5 V$	8
•	Deleted conditions from <i>Typical Characteristics:</i> $V_{S+} - V_{S-} = 5 \text{ V}$ table of graphs	8
•	Changed title of <i>Typical Characteristics:</i> $V_{S+} - V_{S-} = 3 V$	16
•	Deleted conditions from <i>Typical Characteristics:</i> $V_{S+} - V_{S-} = 3 \text{ V}$ table of graphs	16
•	Changed item 9 of the Layout Recommendations	29
•	Added the PowerPAD Design Considerations section	29
•	Added the PowerPAD PCB Layout Considerations section	30
•	Moved Figure 88 and associated sentence to beginning of PowerPAD PCB Layout Considerations section	30
Ch	anges from Revision B (November 2006) to Revision C	Page
•	Updated document format	1
•	Added Related Products table	1
•	Added footnote 1 to Absolute Maximum Ratings table	2
•	Added V (volts) to unit column of ESD ratings rows in Absolute Maximum Ratings table	2
•	Changed $V_{S+} - V_{S-} = 5$ V <i>Input</i> specifications from 1.75 V typ (common-mode input range high) to 1.4 V typ; -1.75 V (common-mode input range low) to -1.4 V; 1.67 M Ω 1.32 pF (differential input impedance) to 1.3 M Ω 1.8 pF; 1.2 M Ω 1.45 pF (common-mode input impedance) to 1.0 M Ω 2.3 pF	3
•	Added V (volts) to unit column of second differential output voltage swing row in Output section of $V_{S+} - V_{S-} = 5 \text{ V}$ specifications	
•	Changed $V_{S+} - V_{S-} = 3$ V <i>Input</i> specifications from 0.75 V typ (common-mode input range high) to 0.4 V typ; -0.75 V (common-mode input range low) to -0.4 V	5
•	Added 1.3 M Ω 1.8 pF (differential input impedance); 1.0 M Ω 2.3 pF (common-mode input impedance) to V _{S+} – V _{S-} = 3 V <i>Input</i> specifications	5
•	Changed y-axis of Figure 11 to match rest of curves	10
•	Changed y-axis of Figure 12 to match rest of curves	10
•	Added 1.0 at end of x-axis in Figure 23	12
•	Changed last number in x-axis of Figure 46 from 100 to 1000	18
•	Changed last number in y-axis of Figure 53 from 90 to 35	19



PACKAGE OPTION ADDENDUM

www.ti.com 4-Aug-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
THS4513RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS4513RGTRG4	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS4513RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS4513RGTTG4	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF THS4513:


Space: THS4513-SP


NOTE: Qualified Version Definitions:

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

www.ti.com 5-Aug-2009

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4513RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THS4513RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2




www.ti.com 5-Aug-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4513RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
THS4513RGTT	QFN	RGT	16	250	190.5	212.7	31.8



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206349-2/0 11/10

NOTE: A. All linear dimensions are in millimeters

RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com Energy www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

