SLOS437K - APRIL 2004 - REVISED OCTOBER 2010

DUAL OPERATIONAL AMPLIFIERS WITH INTERNAL REFERENCE

Check for Samples: TL103W, TL103WA

FEATURES


OPERATIONAL AMPLIFIER

- Low Offset Voltage Max of:
 - TL103WA...3 mV (25°C) and 5 mV (Full Temperature)
 - TL103W...4 mV (25°C) and 5 mV (Full Temperature)
- Low Supply Current...350 μA/Channel (Typ)
- Unity Gain Bandwidth...0.9 MHz (Typ)
- Input Common-Mode Range Includes GND
- Large Output-Voltage Swing...
 0 V to V_{CC} 1.5 V
- Wide Supply-Voltage Range...3 V to 32 V
- 2-kV ESD Protection (HBM)
- VOLTAGE REFERENCE
 - Fixed 2.5-V Reference
 - Tight Tolerance Max of:
 - TL103WA...0.4% (25°C) and 0.8% (Full Temperature)
 - TL103W . . . 0.7% (25°C) and 1.4% (Full Temperature)
 - Low Temperature Drift...7 mV (Typ) Over Operating Temperature Range
 - Wide Sink-Current Range . . .0.5 mA (Typ) to 100 mA
 - Output Impedance...0.2 Ω (Typ)


TYPICAL APPLICATIONS

- Battery Chargers
- Switch-Mode Power Supplies
- Linear Voltage Regulation
- Data-Acquisition Systems

D (SOIC) PACKAGE (TOP VIEW)



DRJ (QFN) PACKAGE (TOP VIEW)



NOTE: Exposed thermal pad is connected internally to V_{CC-} via die attach.

DESCRIPTION/ORDERING INFORMATION

The TL103W and TL103WA combine the building blocks of a dual operational amplifier and a fixed voltage reference – both of which often are used in the control circuitry of both switch-mode and linear power supplies. OPAMP1 has its noninverting input internally tied to a fixed 2.5-V reference, while OPAMP2 is independent, with both inputs uncommitted.

For the A grade, especially tight voltage regulation can be achieved through low offset voltages for both operational amplifiers (typically 0.5 mV) and tight tolerances for the voltage reference (0.4% at 25°C and 0.8% over operating temperature range).

The TL103W and TL103WA are characterized for operation from -40°C to 105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	MAX V _{IO} AND V _{REF} TOLERANCE (25°C)	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	A grade 3 mV, 0.4%	QFN (DRJ)	Reel of 1000	TL103WAIDRJR	PREVIEW
		COIC (D)	Tube of 75	TL103WAID	7400\\\
400C to 4050C		SOIC (D)	Reel of 2500	TL103WAIDR	Z103WA
–40°C to 105°C		QFN (DRJ)	Reel of 1000	TL103WIDRJR	PREVIEW
	Standard grade 4 mV. 0.7%	SOIC (D)	Tube of 75	TL103WID	Z103W
	7 IIIV, U.1 70	SOIC (D)	Reel of 2500	TL103WIDR	Z103VV

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Typical Application Circuit




Figure 1. TL103W/A in a Constant-Current and Constant-Voltage Battery Charger



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

		·	MIN	MAX	UNIT
V _{CC}	Supply voltage			36	V
V_{ID}	Operational amplifier input differential voltage			36	V
VI	Operational amplifier input voltage range		-0.3	36	V
I _{KA}	Voltage reference cathode current			100	mA
0	Park and the small in the day of	D package ⁽²⁾ (3)		97	0000
$\theta_{\sf JA}$	Package thermal impedance	DRJ package ^{(2) (4)}		TBD	°C/W
TJ	Maximum junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
- (2) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Selecting the maximum of 150°C can affect reliability.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.
- (4) The package thermal impedance is calculated in accordance with JESD 51-5.

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Supply voltage	3	32	V
I _K	Cathode current	1	100	mA
T_A	Operating free-air temperature	-40	105	°C



OPAMP1, Operational Amplifier With Noninverting Input Connected to the Internal V_{REF} Electrical Characteristics

 V_{CC+} = 5 V, V_{CC} = GND, T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT		
		TL103W	V - 0 V	25°C		1	4			
\ <u>\</u>	land offeet value	1110300	V _{icm} = 0 V	Full range			5	\/		
V_{IO}	Input offset voltage	TI 400\\/	V 0.V	25°C		0.5	3	mV		
		TL103WA	$V_{icm} = 0 V$	Full range			5			
αV_{IO}	Input offset-voltage de	rift		25°C		7		μV/°C		
I_{IB}	Input bias current (ne	gative input)		25°C		20		nA		
A _{VD}	Large-signal voltage	gain	$V_{CC+} = 15 \text{ V}, R_L = 2 \text{ k}\Omega, V_{icm} = 0 \text{ V}$	25°C		100		V/mV		
k _{SVR}	Supply-voltage rejecti	on ratio	V _{CC+} = 5 V to 30 V, V _{icm} = 0 V	25°C	65	100		dB		
I _{O(source)}	Output source current	İ	V _{CC+} = 15 V, V _O = 2 V, V _{id} = 1 V	25°C	20	40		mA		
I _{SC}	Short circuit to GND		V _{CC+} = 15 V	25°C		40	60	mA		
I _{O(sink)}	Output sink surrent		$V_{CC+} = 15 \text{ V}, V_{O} = 2 \text{ V}, V_{id} = -1 \text{ V}$	25°C	10	12		mA		
	Output sink current		$V_{CC+} = 15 \text{ V}, V_{O} = 0.2 \text{ V}, V_{id} = -1 \text{ V}$	25 0	12	50		μΑ		
			V 20 V B 21-0	25°C	26	27				
V	Lliab laval autout valt		$V_{CC} = 30 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	26			V		
V _{OH}	High-level output volta	age	$V_{CC} = 30 \text{ V}, R_1 = 10 \text{ k}\Omega$	25°C	27	28		V		
			V _{CC} = 30 V, R _L = 10 KΩ	Full range	27					
V	Low lovel output volte		B 40 k0	25°C		5	20	mV		
V_{OL}	Low-level output volta	ige	$R_L = 10 \text{ k}\Omega$	Full range			20	IIIV		
SR	Slew rate at unity gain	า	$V_{CC+} = 15 \text{ V}, C_L = 100 \text{ pF},$ $R_L = 2 \text{ k}\Omega, V_I = 0.5 \text{ V} \text{ to 2 V}, \text{ unity gain}$	25°C	0.2	0.4		V/μs		
GBW	Gain bandwidth produ	ıct	$V_{CC+} = 30 \text{ V}, V_I = 10 \text{ mV},$ $C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega, f = 100 \text{ kHz}$	25°C	0.5	0.9	_	MHz		
THD	Total harmonic distort	ion	$V_{CC+} = 30 \text{ V}, V_O = 2 \text{ V}_{pp}, C_L = 100 \text{ pF},$ $R_L = 2 \text{ k}\Omega, f = 1 \text{ kHz}, A_V = 20 \text{ dB}$	25°C		0.02		%		
			+	+						

OPAMP2, Independent Operational Amplifier Electrical Characteristics

 $V_{CC+} = 5 \text{ V}, V_{CC} = \text{GND}, V_{O} = 1.4 \text{ V}, T_{A} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
		TI 400\\	V 0 V	25°C		1	4		
	land offert college	TL103W	$V_{icm} = 0 V$	Full range			5	>/	
V_{IO}	Input offset voltage	TI 4001444		25°C		0.5	3	mV	
		TL103WA	V _{icm} = 0 V	Full range			5		
αV_{IO}	Input offset voltage d	rift		25°C		7		μV/°C	
				25°C		2	75		
I _{IO}	Input offset current			Full range			150	nA	
				25°C		20	150		
I _{IB}	Input bias current			Full range			200	nA	
			$V_{CC+} = 15 \text{ V}, R_L = 2 \text{ k}\Omega,$	25°C	50	100		.,,	
A_{VD}	Large-signal voltage	gain	V _O = 1.4 V to 11.4 V	Full range	25			V/mV	
k _{SVR}	Supply-voltage rejection ratio		V _{CC+} = 5 V to 30 V	25°C	65	100		dB	
			(1)	25°C	0		V _{CC+} – 1.5		
V_{ICR}	Input common-mode	voltage range	$V_{CC+} = 30 V^{(1)}$	Full range	0		V _{CC+} – 2	V	
				25°C	70	85			
CMRR	Common-mode reject	tion ratio		Full range	60			dB	
I _{O(source)}	Output source curren	t	V _{CC+} = 15 V, V _O = 2 V, V _{id} = 1 V	25°C	20	40		mA	
I _{SC}	Short circuit to GND		V _{CC+} = 15 V	25°C		40	60	mA	
			$V_{CC+} = 15 \text{ V}, V_O = 2 \text{ V}, V_{id} = -1 \text{ V}$	0500	10	12		mA	
I _{O(sink)}	Output sink current		$V_{CC+} = 15 \text{ V}, V_O = 0.2 \text{ V}, V_{id} = -1 \text{ V}$	25°C	12	50		μΑ	
			V 20 V B 2 k0	25°C	26	27			
	High lavel avenue valt		$V_{CC} = 30 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	26			V	
V _{OH}	High-level output volt	age	V 20 V B 40 I/O	25°C	27	28		V	
			$V_{CC} = 30 \text{ V}, R_L = 10 \text{ k}\Omega$	Full range	27				
	I am laval antant nalt		D 4010	25°C		5	20	\/	
V_{OL}	Low-level output volta	age	$R_L = 10 \text{ k}\Omega$	Full range			20	mV	
SR	Slew rate at unity gai	n	$\begin{split} &V_{CC+}=15 \text{ V, } C_L=100 \text{ pF,} \\ &R_L=2 \text{ k}\Omega, \text{ V}_I=0.5 \text{ V to 3 V,} \\ &\text{unity gain} \end{split}$	25°C	0.2	0.4		V/μs	
GBW	Gain bandwidth produ	uct	$V_{CC+} = 30 \text{ V}, V_I = 10 \text{ mV}, \\ C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega, \\ f = 100 \text{ kHz}$	25°C	0.5	0.9		MHz	
THD	Total harmonic distor	tion	$V_{CC+} = 30 \text{ V}, V_O = 2 \text{ V}_{pp}, \\ C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega, \\ f = 1 \text{ kHz}, A_V = 20 \text{ dB}$	25°C		0.02		%	
V _n	Equivalent input noise	e voltage	V_{CC} = 30 V, R_S = 100 Ω , f = 1 kHz	25°C		50		nV/√ Hz	

⁽¹⁾ The input common-mode voltage of either input should not be allowed to go below −0.3 V. The upper end of the common-mode voltage range is V_{CC+} − 1.5 V, but either input can go to V_{CC+} + 0.3 V (but ≤36 V) without damage.



Voltage Reference Electrical Characteristics

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		TI 400\\	1 10 1	25°C	2.482	2.5	2.518	
V _{REF} Reference voltage	TL103W	$I_K = 10 \text{ mA}$	Full range	2.465		2.535	V	
	TI 402\\/	1 10 10	25°C	2.49	2.5	2.51		
		TL103WA	$I_K = 10 \text{ mA}$	Full range	2.48		2.52	
ΔV_{REF}	Reference input volta over temperature ran		$V_{KA} = V_{REF}$, $I_K = 10 \text{ mA}$	Full range		7	30	mV
I _{min}	Minimum cathode cu regulation	rrent for	$V_{KA} = V_{REF}$	25°C		0.5	1	mA
z _{ka}	Dynamic impedance	(1)	$V_{KA} = V_{REF}$, $\Delta I_K = 1$ mA to 100 mA, $f < 1$ kHz	25°C		0.2	0.5	Ω

$$|z_{ka}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$

(1) The dynamic impedance is defined as

Total Device Electrical Characteristics

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
Icc	Total supply current,	V _{CC+} = 5 V, No load	Full rooms		0.7	1.2	mA
	excluding cathode-current reference	$V_{CC+} = 30 \text{ V}$, No load	Full range			2	

SLOS437K - APRIL 2004 - REVISED OCTOBER 2010

REVISION HISTORY

C	hanges from Revision J (September 2010) to Revision K	Page
•	Changed topside marking to fix typo Z103WQ to Z103WA	2

6-Oct-2010

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TL103WAID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distributor or Sales Office
TL103WAIDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distributor or Sales Office
TL103WAIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distributor or Sales Office
TL103WAIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TL103WAIDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TL103WAIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TL103WID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TL103WIDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TL103WIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TL103WIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TL103WIDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TL103WIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.



⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM



www.ti.com 6-Oct-2010

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Oct-2010


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL103WAIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL103WIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 5-Oct-2010




*All dimensions are nominal

Device	Package Type	ckage Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
TL103WAIDR	SOIC	D	8	2500	340.5	338.1	20.6
TL103WIDR	SOIC	D	8	2500	340.5	338.1	20.6

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

RF/IF and ZigBee® Solutions www.ti.com/lprf

Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	<u>power.ti.com</u>	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

