SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

features

- Analog Input Range

 TLC5510...2 V Full Scale
 TLC5510A...4 V Full Scale
- 8-Bit Resolution
- Integral Linearity Error ±0.75 LSB Max (25°C) ±1 LSB Max (-20°C to 75°C)
- Differential Linearity Error ±0.5 LSB Max (25°C) ±0.75 LSB Max (-20°C to 75°C)
- Maximum Conversion Rate 20 Mega-Samples per Second (MSPS) Max

description

The TLC5510 and TLC5510A are CMOS, 8-bit, 20 MSPS analog-to-digital converters (ADCs) that utilize a semiflash architecture. The TLC5510 and TLC5510A operate with a single 5-V supply and typically consume only 130 mW of power. Included is an internal sample-and-hold circuit, parallel outputs with high-impedance mode, and internal reference resistors.

The semiflash architecture reduces power consumption and die size compared to flash converters. By implementing the conversion in a 2-step process, the number of comparators is significantly reduced. The latency of the data output valid is 2.5 clocks.

The TLC5510 uses the three internal reference resistors to create a standard, 2-V, full-scale

conversion range using V_{DDA}. Only external jumpers are required to implement this option and eliminates the need for external reference resistors. The TLC5510A uses only the center internal resistor section with an externally applied 4-V reference such that a 4-V input signal can be used. Differential linearity is 0.5 LSB at 25°C and a maximum of 0.75 LSB over the full operating temperature range. Typical dynamic specifications include a differential gain of 1% and differential phase of 0.7 degrees.

The TLC5510 and TLC5510A are characterized for operation from -20°C to 75°C.

AVAILABLE OPTIONS

	Р				
T _A TSSOP (PW)		SOP (NS) (TAPE AND REEL ONLY)	INPUT VOLTAGE		
20°C to 75°C	TLC5510IPW	TLC5510INSLE	2 V		
-20 C 10 75 C	-	TLC5510AINSLE	4 V		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. 5-V Single-Supply Operation

- TLC5510 . . . 127.5 mW Typ TLC5510A . . . 150 mW Typ (includes reference resistor dissipation)
- TLC5510 is Interchangeable With Sony CXD1175

applications

•

- Digital TV
- Medical Imaging
- Video Conferencing
- High-Speed Data Conversion
- QAM Demodulators

PW OR NS PACKAGE [†]								
(TOP VIEW)								
OE [24	DGND					
DGND [2	23	REFB					
D1(LSB) [3	22	REFBS					
D2 [4	21	AGND					
D3 [5	20	AGND					
D4 [6	19	ANALOG IN					
D5 [7	18	V _{DDA}					
D6 [8	17	REFT					
D7 [9	16	REFTS					
D8(MSB) [10	15	V _{DDA}					
V _{DDD} [11	14	V _{DDA}					
CLK [12	13	VDDD					

[†] Available in tape and reel only and ordered as the shown in the Available Options table below.

SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

functional block diagram



schematics of inputs and outputs





SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

Terminal Functions

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	20, 21		Analog ground
ANALOG IN	19	I	Analog input
CLK	12	I	Clock input
DGND	2, 24		Digital ground
D1-D8	3-10	0	Digital data out. D1 = LSB, D8 = MSB
OE	1	I	Output enable. When \overline{OE} = low, data is enabled. When \overline{OE} = high, D1–D8 is in high-impedance state.
VDDA	14, 15, 18		Analog supply voltage
VDDD	11, 13		Digital supply voltage
REFB	23	I	Reference voltage in bottom
REFBS	22		Reference voltage in bottom. When using the TLC5510 internal voltage divider to generate a nominal 2-V reference, REFBS is shorted to REFB (see Figure 3). When using the TLC5510A, REFBS is connected to ground.
REFT	17	I	Reference voltage in top
REFTS	16		Reference voltage in top. When using the TLC5510 internal voltage divider to generate a nominal 2-V reference, REFTS is shorted to REFT (see Figure 3). When using the TLC5510A, REFTS is connected to V DDA.

absolute maximum ratings[†]

Supply voltage, V _{DDA} , V _{DDD}	7 V
Reference voltage input range, V _{REFT} , V _{REFB}	. AGND to V _{DDA}
Analog input voltage range, V _{I(ANLG)}	AGND to V _{DDA}
Digital input voltage range, VI(DGTL)	DGND to VDDD
Digital output voltage range, V _{O(DGTL)}	DGND to VDDD
Operating free-air temperature range, T _A	−20°C to 75°C
Storage temperature range, T _{stg}	. −55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
	V _{DDA} -AGND	4.75	5	5.25	V
Supply voltage	V _{DDD} -AGND	4.75	5	5.25	v
	AGND-DGND	-100	0	100	mV
Reference input voltage (top), $V_{ref(T)}$ [‡]	TLC5510A	V _{REFB} +2		4	V
Reference input voltage (bottom), $V_{ref(B)}^{\ddagger}$	TLC5510A	0		V _{REFT} -4	V
Analog input voltage range, VI(ANLG)	V _{REFB}		V _{REFT}	V	
High-level input voltage, VIH		4			V
Low-level input voltage, VIL			1	V	
Pulse duration, clock high, $t_{W(H)}$ (see Figure 1)	25			ns	
Pulse duration, clock low, $t_{W(L)}$ (see Figure 1)	25			ns	

[‡] The reference voltage levels for the TLC5510 are derived through an internal resistor divider between V_{DDA} and ground and therefore are not derived from a separate external voltage source (see the electrical characteristics and text). For the 4 V input range of the TLC5510A, the reference voltage is externally applied across the center divider resistor.



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

electrical characteristics at V_{DD} = 5 V, V_{REFT} = 2.5 V, V_{REFB} = 0.5 V, $f_{(CLK)}$ = 20 MHz, T_A = 25°C (unless otherwise noted)

digital I/O

PARAMETER		TEST CONDITIONS [†]			MIN	TYP	MAX	UNIT
Ιн	High-level input current	$V_{DD} = MAX,$	$V_{IH} = V_{DD}$				5	
١ _{IL}	Low-level input current	$V_{DD} = MAX,$	$V_{IL} = 0$				5	μΑ
IОН	High-level output current	$\overline{OE} = GND,$	$V_{DD} = MIN,$	$V_{OH} = V_{DD} - 0.5 V$	-1.5			~ ^
IOL	Low-level output current	OE = GND,	$V_{DD} = MIN,$	$V_{OL} = 0.4 V$	2.5			IIIA
IOZH	High-level high-impedance-state output leakage current	$\overline{OE} = V_{DD},$	V _{DD} = MAX	$V_{OH} = V_{DD}$			16	
I _{OZL}	Low-level high-impedance-state output leakage current	$\overline{OE} = V_{DD},$	V _{DD} = MIN	$V_{OL} = 0$			16	μΑ

[†]Conditions marked MIN or MAX are as stated in recommended operating conditions.

power

	PARAMETER	TES	MIN	TYP	MAX	UNIT	
IDD	Supply current	f _(CLK) = 20 MHz, National ramp wave input, reference		18	27	mA	
	Poforonoo voltogo ourront	TLC5510	$V_{ref} = REFT - REFB = 2 V$	5.2	7.5	10.5	mA
Tref Reference voltage current		TLC5510A	V _{ref} = REFT – REFB = 4 V	10.4	15	21	mA

[†]Conditions marked MIN or MAX are as stated in recommended operating conditions.

static performance

PARAMETER			TEST CON	TEST CONDITIONS [†]			MAX	UNIT
	Self-bias (1), at REFB	-bias (1), at REFB			0.57	0.61	0.65	
	Self-bias (2), REFT – REFB		SHOIL KEPB IU KEPBS,	SHOIL REFT TO REFTS	1.9	2.02	2.15	V
	Self-bias (3), at REFT		Short REFB to AGND,	Short REFT to REFTS	2.18	2.29	2.4	
R _{ref}	Reference voltage resistor		Between REFT and REF	В	190	270	350	Ω
Ci	Analog input capacitance	-	V _{I(ANLG)} = 1.5 V + 0.07	V _{rms}		16		pF
			f(CLK) = 20 MHz,	$T_A = 25^{\circ}C$		±0.4	±0.75	
	Integral poplingarity (INIL)	1105510	$\dot{V}_{I} = 0.5$ V to 2.5 V	$T_A = -20^{\circ}C$ to $75^{\circ}C$			±1	
		TLC5510A	f _(CLK) = 20 MHz, V _I = 0 to 4 V	T _A = 25°C		±0.4	±0.75	
				$T_A = -20^{\circ}C$ to $75^{\circ}C$			±1	
		TLC5510	f(CLK) = 20 MHz, VI = 0.5 V to 2.5 V	T _A = 25°C		±0.3	±0.5	LOD
	Differential poplingarity (DNIL)			$T_A = -20^{\circ}C$ to $75^{\circ}C$			±0.75	
		TI C5510A	f(CLK) = 20 MHz,	T _A = 25°C		±0.3	±0.5	
		TLC55TUA	$V_{I} = 0$ to 4 V	$T_A = -20^{\circ}C$ to $75^{\circ}C$			±0.75	
E = o	E		$V_{ref} = REFT - REFB = 2$	2 V	-18	-43	-68	mV
EZS Zero-scale error		TLC5510A	V _{ref} = REFT – REFB = 4 V		-36	-86	-136	mV
Ero	Full-scale error	TLC5510	$V_{ref} = REFT - REFB = 2$	2 V	-20	0	20	mV
EFS Full-scale error		TLC5510A	$V_{ref} = REFT - REFB = 4$	V	-40	0	40	mV

[†] Conditions marked MIN or MAX are as stated in recommended operating conditions.



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

operating characteristics at $V_{DD} = 5 V$, $V_{REFT} = 2.5 V$, $V_{REFB} = 0.5 V$, $f_{(CLK)} = 20 MHz$, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER			TEST	MIN	TYP	MAX	UNIT	
4		TLC5510		V _{I(ANLG)} = 0.5 V – 2.5 V			20	MSPS
Conv	Maximum conversion rate	TLC5510A	пј = т-к⊓z таптр	$V_{I(ANLG)} = 0 V - 4 V$			20	MSPS
BW	Analog input bandwidth		At – 1 dB			14		MHz
^t d(D)	Digital output delay time		$C_L \le 10 \text{ pF}$ (see Note	1 and Figure 1)		18	30	ns
	Differential gain		NTSC 40 Institute of R	adio Engineers (IRE)		1%		
	Differential phase		modulation wave,	f _{conv} = 14.3 MSPS		0.7		degrees
t _{AJ}	Aperture jitter time					30		ps
^t d(s)	Sampling delay time					4		ns
t _{en}	\overline{e}_{en} Enable time, $\overline{OE}\downarrow$ to valid data		C _L = 10 pF			5		ns
^t dis	Disable time, OE↑ to high im	npedance	C _L = 10 pF			7		ns
			Innut tong 1 Mile	T _A = 25°C		45		
			input tone = 1 MHz	Full range		43		
			Input topo – 2 MHz	$T_A = 25^{\circ}C$		45		
	Sourious froe dynamic range			Full range		46		dB
	Spundus nee uynamic range	e (SPDR)	Input topo – 6 MHz	$T_A = 25^{\circ}C$	43		ав	
				Full range		42		
			Input topo – 10 MHz	$T_A = 25^{\circ}C$		39		
				Full range		39		
SNID	Signal to poico ratio		$T_A = 25^{\circ}C$			46		dB
	Signal-10-Hoise Tallo		Full range		44		uD	

NOTE 1: CL includes probe and jig capacitance.



Figure 1. I/O Timing Diagram



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

PRINCIPLES OF OPERATION

functional description

The TLC5510 and TLC5510A are semiflash ADCs featuring two lower comparator blocks of four bits each.

As shown in Figure 2, input voltage $V_1(1)$ is sampled with the falling edge of CLK1 to the upper comparators block and the lower comparators block(A), S(1). The upper comparators block finalizes the upper data UD(1) with the rising edge of CLK2, and simultaneously, the lower reference voltage generates the voltage RV(1) corresponding to the upper data. The lower comparators block (A) finalizes the lower data LD(1) with the rising edge of CLK3. UD(1) and LD(1) are combined and output as OUT(1) with the rising edge of CLK4. As shown in Figure 2, the output data is delayed 2.5 clocks from the analog input voltage sampling point.

Input voltage $V_1(2)$ is sampled with the falling edge of CLK2. UD(2) is finalized with the rising edge of CLK3, and LD(2) is finalized with the rising edge of CLK4 at the lower comparators block(B). OUT(2) data appears with the rising edge of CLK5.



Figure 2. Internal Functional Timing Diagram



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

PRINCIPLES OF OPERATION

internal referencing

TLC5510

The three internal resistors shown with V_{DDA} can generate a 2-V reference voltage. These resistors are brought out on V_{DDA}, REFTS, REFT, REFB, REFBS, and AGND.

To use the internally generated reference voltage, terminal connections should be made as shown in Figure 3. This connection provides the standard video 2-V reference for the nominal digital output.



Figure 3. External Connections for a 2-V Analog Input Span Using the Internal-Reference Resistor Divider

TLC5510A

For an analog input span of 4 V, 4 V is supplied to REFT, and REFB is grounded and terminal connections should be made as shown in Figure 4. This connection provides the 4-V reference for the nominal zero to full-scale digital output with a 4 V_{DD} analog input at ANALOG IN.



Figure 4. External Connections for 4-V Analog Input Span



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

PRINCIPLES OF OPERATION

functional operation

The output code change with input voltage is shown in Table 1.

INPUT SIGNAL	eted	DIGITAL OUTPUT CODE							
VOLTAGE	SIEF	MSB							LSB
V _{ref(B)}	255	0	0	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
•	128	0	1	1	1	1	1	1	1
•	127	1	0	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
V _{ref} (T)	0	1	1	1	1	1	1	1	1

Table 1. Functional Operation

APPLICATION INFORMATION

The following notes are design recommendations that should be used with the device.

- External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
- RF breadboarding or printed-circuit-board (PCB) techniques should be used throughout the evaluation and production process. Breadboards should be copper clad for bench evaluation.
- Since AGND and DGND are connected internally, the ground lead in must be kept as noise free as possible. A good method to use is twisted-pair cables for the supply lines to minimize noise pickup. An analog and digital ground plane should be used on PCB layouts when additional logic devices are used. The AGND and DGND terminals of the device should be tied to the analog ground plane.
- V_{DDA} to AGND and V_{DDD} to DGND should be decoupled with 1-μF and 0.01-μF capacitors, respectively, and placed as close as possible to the affected device terminals. A ceramic-chip capacitor is recommended for the 0.01-μF capacitor. Care should be exercised to ensure a solid noise-free ground connection for the analog and digital ground terminals.
- V_{DDA}, AGND, and ANALOG IN should be shielded from the higher frequency terminals, CLK and D0–D7. When possible, AGND traces should be placed on both sides of the ANALOG IN traces on the PCB for shielding.
- In testing or application of the device, the resistance of the driving source connected to the analog input should be 10 Ω or less within the analog frequency range of interest.



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

APPLICATION INFORMATION



NOTE A: Shorting JP1 and JP3 allows adjustment of the reference voltage by R5 using temperature-compensating diodes D2 and D3 which compensate for D1 and Q1 variations. By shorting JP2 and JP4, the internal divider generates a nominal 2-V reference.

LOCATION	DESCRIPTION
C1, C3-C4, C6-C12	0.1-μF capacitor
C2	10-pF capacitor
C5	47-μF capacitor
FB1, FB2, FB3, FB7	Ferrite bead
Q1	2N3414 or equivalent
R1, R3	75- Ω resistor
R2	500- Ω resistor
R4	10-k Ω resistor, clamp voltage adjust
R5	300- Ω resistor, reference-voltage fine adjust

Figure 5. TLC5510 Evaluation and Test Schematic



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003



APPLICATION INFORMATION

NOTE A: R5 allows adjustment of the reference voltage to 4 V. R4 adjusts for the desired Q1 quiescent operating point.

LOCATION	DESCRIPTION
C1, C3-C4, C6-C11	0.1-μF capacitor
C2	10-pF capacitor
C5	47-μF capacitor
FB1, FB2, FB3, FB7	Ferrite bead
Q1	2N3414 or equivalent
R1, R3	75- Ω resistor
R2	500- Ω resistor
R4	10-k Ω resistor, clamp voltage adjust
R5	300- Ω resistor, reference-voltage fine adjust

Figure 6. TLC5510A Evaluation and Test Schematic



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

APPLICATION INFORMATION



[†]FB – Ferrite Bead

Figure 7. TLC5510 Application Schematic



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003



Figure 8. TLC5510A Application Schematic



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G**) 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



SLAS095L - SEPTEMBER 1994 - REVISED JUNE 2003

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN

NS (R-PDSO-G**)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W TEXAS

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finis	h MSL Peak Temp ⁽³⁾
TLC5510AINS	ACTIVE	SO	NS	24	34	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5510AINSG4	ACTIVE	SO	NS	24	34	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5510AINSLE	OBSOLETE	SO	NS	24		TBD	Call TI	Call TI
TLC5510AINSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5510AINSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5510INSLE	OBSOLETE	SO	NS	24		TBD	Call TI	Call TI
TLC5510INSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5510INSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLC5510IPW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5510IPWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5510IPWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TLC5510IPWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI

www.BDTIC.com/TI



PACKAGE OPTION ADDENDUM

3-Dec-2008

to Customer on an annual basis.

Addendum-Page 2 www.BDTIC.com/TI

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5510AINSR	SO	NS	24	2000	330.0	24.4	8.2	15.4	2.5	12.0	24.0	Q1
TLC5510INSR	SO	NS	24	2000	330.0	24.4	8.2	15.4	2.5	12.0	24.0	Q1
TLC5510IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.BDTIC.com/TI

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Aug-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5510AINSR	SO	NS	24	2000	346.0	346.0	41.0
TLC5510INSR	SO	NS	24	2000	346.0	346.0	41.0
TLC5510IPWR	TSSOP	PW	24	2000	346.0	346.0	33.0

www.BDTIC.com/TI

MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 **⊕**0,25€ 1,27 8 14 0,15 NOM 5,60 8,20 7,40 5,00 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° 0,15 0,05 Seating Plane 2,00 MAX 0,10 _ PINS ** 14 16 20 24 DIM 10,50 10,50 15,30 A MAX 12,90 A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated

www.BDTIC.com/TI