SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

- High-Performance Static CMOS Technology
  - TMS470R1x 16/32-Bit RISC Core (ARM7TDMI™) - 20-MHz System Clock
    - Independent 16/32-Bit Instruction Set
    - Open Architecture With Third-Party Support
    - Built-In Debug Module
    - Utilizes Big-Endian Format
- Upwardly Software-Compatible With the TMS470R1VF336 Device
- Integrated Memory
  - 32K-Byte Program ROM
  - 2.5K-Byte Static RAM (SRAM)
- Operating Features
  - Core Supply Voltage (V<sub>CC</sub>): 1.8 V Nominal
  - I/O Supply Voltage (V<sub>CCIO</sub>): 3.3 V Nominal
  - Low-Power Modes: STANDBY and HALT
  - Industrial and Automotive Temperature Ranges
- 470+ System Module
  - 32-Bit Address Space Decoding
  - Bus Supervision for Memory and Peripherals
  - Analog Watchdog (AWD) Timer
  - Real-Time Interrupt (RTI)
  - System Integrity and Failure Detection
- Clock Divider Module (CDM)
  - Crystal Oscillator, Clock Monitor Circuit, and Prescaler

- Serial Peripheral Interface (SPI)
   255 Programmable Baud Rates
- 16-Input/Output High-End Timer (HET)
  - 16 Programmable I/O Channels:
    - 12 High-Resolution Pins
    - 4 Standard-Resolution Pins
  - High-Resolution Share Feature (XOR)
  - High-End Timer RAM
     32-Instruction Capacity
  - Seven External Interrupts
- Flexible Interrupt Handling
- 6 Dedicated GIO Pins,1 Input-Only GIO Pin, and 22 Additional Peripheral I/Os
- On-Chip Scan-Base Emulation Logic, IEEE Standard 1149.1<sup>†</sup> (JTAG) Boundary-Scan Logic
- 100-Pin Plastic Low-Profile Quad Flatpack (PZ Suffix)
- Development System Support Tools Available
  - Code Composer Studio<sup>™</sup> IDE
  - HET Assembler and Simulator
  - Real-Time In-Circuit Emulation
- External Clock Prescale (ECP) Module
  - Programmable Low-Frequency External Clock (CLK)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


All trademarks are property of their respective owners. Code Composer Studio is a trademark of Texas Instruments. ARM7TDMI is a trademark of Advanced RISC Machines Limited (ARM). † IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002



†GIOA[0]/INT0 (pin 28) is an input-only GIO pin.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### description

The TMS470R1VC002<sup>†</sup> device is a member of the Texas Instruments (TI) TMS470R1x family of generalpurpose16/32-bit reduced instruction set computer (RISC) microcontrollers. The VC002 microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from zero. The TMS470R1VC002 utilizes the big-endian format where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

High-end embedded control applications demand more performance from their controllers while maintaining low costs. The VC002 RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.

The VC002 device contains the following:

- ARM7TDMI 16/32-Bit RISC CPU
- TMS470R1x system module (SYS) with 470+ enhancements
- 32K-byte ROM
- 2.5K-byte SRAM
- Clock divider module (CDM)
- Analog watchdog (AWD) timer
- Real-time interrupt (RTI) module
- Serial peripheral interface (SPI) module
- High-end timer (HET) controlling 16 I/Os
- External Clock Prescale (ECP)
- Up to 28 I/O pins and 1 input-only pin

The functions performed by the 470+ system module (SYS) include: address decoding; memory and peripherals bus supervision; reset and abort exception management; prioritization for all internal interrupt sources; device clock control; and parallel signature analysis (PSA). This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

The VC002 memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.

The ROM memory on the VC002 device is programmable read-only memory that is masked at the time of device fabrication.

The VC002 device has a serial peripheral interface (SPI). The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. For more detailed functional information on the SPI peripheral, see the *TMS470R1x Serial Peripheral Interface (SPI) Reference Guide* (literature number SPNU195).

The HET is a 16-bit advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. For more detailed functional information on the HET, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

† The TMS470R1VC002 device name shall be referred to as VC002 throughout the remainder of this document.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### description (continued)

The clock divider module (CDM) contains a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 1–8). The CDM provides ACLK to the system (SYS) module. The SYS module subsequently provides system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other VC002 device modules. For more detailed functional information on the CDM, see the *TMS470R1x Clock Divider Module (CDM) Reference Guide* (literature number SPNU215).

The VC002 device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the *TMS470R1x External Clock Prescaler (ECP) Reference Guide* (literature number SPNU202).



#### device characteristics

The TMS470R1VC002 device is a derivative of the F05 system emulation device SE470R1VB8AD. Table 1 identifies all the characteristics of the TMS470R1VC002 device except the SYSTEM and CPU, which are generic [the only exception being that the VC002 SYSTEM does *not* support a memory protection unit (MPU). The COMMENTS FOR VC002 column aids the user in software-programming and references device-specific information.


CHARACTERISTICS	DEVICE DESCRIPTION TMS470R1VC002	COMMENTS FOR VC002				
		MEMORY				
For the number of memor	ry selects on this device, se	e the Memory Selection Assignment table (Table 2).				
INTERNAL MEMORY	32K-Byte ROM 2.5K-Byte SRAM	The VC002 RAM is implemented in one 2.5K-byte array selected by two memory- select signals (see the Memory Selection Assignment table, Table 2). The VC002 SYSTEM module does <i>not</i> support a memory protection unit (MPU).				
		PERIPHERALS				
For the device-specific interrupt priority configurations, see the Interrupt Priority table (Table 4). And for the 1K peripheral address rand their peripheral selects, see the VC002 Peripherals and System Module Addresses table (Table 3).						
CLOCK	CDM	The clock divider module (CDM) has no PLL, and therefore, no multiply factors for the clock.				
GENERAL-PURPOSE I/Os	6 I/O 1 Input only	Port A has only seven (7) external pins (GIOA[7]/INT7 is not applicable)				
ECP	YES	The ECP uses the GIOA[1]/INT1/ECLK pin				
SPI (5-pin, 4-pin or 3-pin)	1 (5-pin)	SPI (5-pin)				
HET with XOR Share	16 I/O	The VC002 has both the logic and registers for a 16-I/O HET. The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not the odd pin is available externally. If an odd pin is available externally and <i>shared</i> , then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the <i>TMS470R1x High-End Timer (HET) Reference Guide</i> (literature number SPNU199).				
HET RAM	32-Instruction Capacity					
CORE VOLTAGE	1.8 V					
I/O VOLTAGE	3.3 V					
PINS	100					
PACKAGE	PZ					

#### Table 1. Device Characteristics



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### functional block diagram





SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

	Terminal Functions									
TERMINA	AL.		INTERNAL							
NAME	NO.	TYPE <sup>†‡</sup>	PULLUP/ PULLDOWN <sup>§</sup>	DESCRIPTION						
				HIGH-END TIMER (HET)						
HET[0]	88									
HET[1]	89	1								
HET[2]	95	1								
HET[3]	96	1		The VC002 has both the logic and registers for a 16-I/O HET.						
HET[4]	97									
HET[5]	98	1		Timer input capture or output compare. The HET[31:0] applicable pins can be						
HET[6]	99	1		programmed as general-purpose input/output (GIO) pins. HET[22, 20, 18, 8:0] are high-resolution pins and HET[31:29, 24] are standard-resolution pins.						
HET[7]	100		100							
HET[8]	55	-3.3-V I/O	IPD	The high-resolution (HR) SHARE feature allows even HR pins to share the next higher						
HET[18]	49	1		odd HR pin structures. This HR sharing is independent of whether or not the odd pin						
HET[20]	47	1		is available externally. If an odd pin is available externally and <i>shared</i> , then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE,						
HET[22]	45	1		see the <i>TMS470R1x High-End Timer (HET)</i> Reference Guide (literature number						
HET[24]	35	1		SPNU199).						
HET[29]	32	1								
HET[30]	33	1								
HET[31]	34	1								
			GE	NERAL-PURPOSE I/O (GIO)						
GIOA[0]/INT0	28	3.3-V I								
GIOA[1]/INT1/ ECLK	29			General-purpose input/output pins. GIOA[0]/INT0 is an input-only pin. GIOA[6:0]/						
GIOA[2]/INT2	30	3.3-V I		INT[6:0] are interrupt-capable pins.						
GIOA[3]/INT3	31	]3.3-V I/O	IPD	The GIOA[1]/INT1/ECLK pin is multiplexed with the external clock-out function of the						
GIOA[4]/INT4	25			external clock prescale (ECP) module.						
GIOA[5]/INT5	24									
GIOA[6]/INT6	23									
		1	SERIAL	PERIPHERAL INTERFACE (SPI)						
SPICLK	5			SPI clock. SPICLK can be programmed as a GIO pin.						
SPIENA	1			SPI chip enable. SPIENA can be programmed as a GIO pin.						
SPISCS	2	3.3-V I/O	IPD	SPI slave chip select. SPISCS can be programmed as a GIO pin.						
SPISIMO	3	4		SPI data stream. Slave in/master out. SPISIMO can be programmed as a GIO pin.						
SPISOMI	4			SPI data stream. Slave out/master in. SPISOMI can be programmed as a GIO pin.						
		1.0.11	CLO	CK DIVIDER MODULE (CDM)						
OSCIN	8	1.8-V I		Crystal connection pin or external clock input						
OSCOUT	7	1.8-V O		External crystal connection pin						
PLLDIS	51	3.3-V I	IPD	This pin is required for test purposes only. The Clock-Divider Module (CDM) on the VC002 device does not support a PLL circuit. When PLLDIS is high, the 4 096-cycle clock counter is disabled.						

† I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### **Terminal Functions (Continued)**

TERMIN	AL		INTERNAL	
NAME	NO.	TYPE <sup>†‡</sup>	PULLUP/ PULLDOWN <sup>§</sup>	DESCRIPTION
				SYSTEM MODULE (SYS)
CLKOUT	59	3.3-V I/O	IPD	Bidirectional pin. CLKOUT can be programmed as a GIO pin or the output of SYSCLK, ICLK, or MCLK.
				Note: If this pin is to be used as an input, it is recommended that an external pulldown be used.
PORRST	21	3.3-V I	IPD	Input master chip power-up reset. External $V_{CC}$ monitor circuitry must assert a power-on reset.
RST	10	3.3-V I/O	IPU	Bidirectional reset. The internal circuitry can assert a reset, and an external system reset can assert a device reset. On this pin, the output buffer is implemented as an open drain (drives low only). To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor be connected to this pin.
			WATCHDO	G/REAL-TIME INTERRUPT (WD/RTI)
AWD	50	3.3-V I/O	IPD	Analog watchdog reset. The AWD pin provides a system reset if the WD KEY is not written in time by the system, providing an external RC network circuit is connected.
				For more details on the external RC network circuit, see the <i>TMS470R1x System Module Reference Guide</i> (literature number SPNU189).
				TEST/DEBUG (T/D)
тск	54	3.3-V I	IPD	Test clock. TCK controls the test hardware (JTAG).
TDI	52	3.3-V I	IPU	Test data in. TDI inputs serial data to the test instruction register, test data register, and programmable test address (JTAG).
TDO	53	3.3-V O	IPD	Test data out. TDO outputs serial data from the test instruction register, test data register, identification register, and programmable test address (JTAG).
TEST	27	3.3-V I	IPD	Test enable. Reserved for internal use only. For proper operation, this pin must be connected to ground.
TMS	84	3.3-V I	IPU	Serial input for controlling the state of the CPU TAP controller (JTAG)
TMS2	85	3.3-V I	IPU	Serial input for controlling the second TAP. For proper operation, this pin must be connected to $V_{CC}$ or not connected.
TRST	26	3.3-V I	IPD	Test hardware reset to TAP1 and TAP2. IEEE Standard 1149-1 (JTAG) Boundary- Scan Logic For proper device operation, the TRST pin must be externally pulled down with a 10-k $\Omega$ resistor.
			SUF	PPLY VOLTAGE CORE (1.8 V)
	9			
V <sub>CC</sub>	40	1.8-V		Core logic supply voltage
	66	PWR		
	87			
	10	1	SUPPL	Y VOLTAGE DIGITAL I/O (3.3 V)
V <sub>CCIO</sub>	12 58	3.3-V PWR		Digital I/O supply voltage

† I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect

‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

	Terminal Functions (Continued)								
TERMINA	4L		INTERNAL						
NAME	NO.	TYPE <sup>†‡</sup>	PULLUP/ PULLDOWN <sup>§</sup>	DESCRIPTION					
			1 OLLBOIN	SUPPLY GROUND					
	6								
	11	-							
	39	-							
V <sub>SS</sub>	57	GND		Supply ground reference					
	65	-							
	86	1		NO CONNECTS					
				NO CONNECTS					
	13								
	14	1							
	15	1							
	16	1							
	17	]							
	18								
	19								
	20	-							
	22								
	36								
-	37								
	38			-					
	41			-					
	42	_							
	43 44	-							
	44	-							
NC	40	NC		No Connection					
	56								
	60	-		-					
	61	-							
	62	-							
	63	-							
	64	1							
	67	-							
	68	1							
	69	1							
	70	1							
	71	]		]					
	72								
	73								
	74								
	75	1							
	76	1							
	77								

in al Europi 10 .... ٦) -

+I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect

‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

	Terminal Functions (Continued)									
TERMINAL			INTERNAL	DECODIDEION						
NAME	NO.	TYPE <sup>†‡</sup>	PULLUP/ PULLDOWN <sup>§</sup>	DESCRIPTION						
	78									
	79	1								
	80	1								
	81	1								
	82	1								
NC	83	NC		No Connection						
	90	1								
	91	1								
	92	1								
	93	1		1						
	94	1		1						

† I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.




SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### VC002 DEVICE-SPECIFIC INFORMATION

#### memory

Figure 1 shows the memory map of the VC002 device.



NOTES: A. Memory addresses are configurable by the system (SYS) module within the range of 0x0000\_0000 to 0xFFE0\_0000. B. The CPU registers are not a part of the memory map.

Figure 1. Memory Map



#### SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### memory selects

Memory selects allow the user to address memory arrays (i.e., ROM, RAM, and HET RAM) at user-defined addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx and MFBALRx) that, together, define the array's starting (base) address, block size, and protection.

The base address of each memory select is configurable to any memory address boundary that is a multiple of the decoded block size. For more information on how to control and configure these memory select registers, see the bus structure and memory sections of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

For the memory selection assignments and the memory selected, see Table 2.

MEMORY SELECT	MEMORY SELECTED (ALL INTERNAL)	MEMORY SIZE	MPU	MEMORY BASE ADDRESS REGISTER	STATIC MEM CTL REGISTER
0 (fine)	ROM	32K	NO	MFBAHR0 and MFBALR0	
1 (fine)	ROM	321	NO	MFBAHR1 and MFBALR1	
2 (fine)	RAM	2.5K <sup>†</sup>	NO	MFBAHR2 and MFBALR2	
3 (fine)	RAM	2.5K'	NO	MFBAHR3 and MFBALR3	
4 (fine)	HET RAM	1K		MFBAHR4 and MFBALR4	SMCR1

#### Table 2. Memory Selection Assignment

† The starting addresses for both RAM memory-select signals *cannot* be offset from each other by a multiple of the user-defined block size in the memory-base address register. There is no illegal address detection for RAM accesses between 2.5 K and 3.0 K bytes.

#### RAM

The VC002 device contains 2.5K bytes of internal static RAM configurable by the SYS module to be addressed within the range of 0x0000\_0000 to 0xFFE0\_0000. This VC002 RAM is implemented in one 2.5K-byte array selected by two memory-select signals. This VC002 configuration imposes an additional constraint on the memory map for RAM; the starting addresses for both RAM memory selects *cannot* be offset from each other by the multiples of the size of the physical RAM (i.e., 2.5K for the VC002 device). The VC002 RAM is addressed through memory selects 2 and 3.

#### ROM

The program ROM consists of 32K bytes mask programmable read-only memory. The program ROM is used for permanent storage of data or instructions. Programming of the mask ROM is performed at the time of device fabrication.

#### HET RAM

The VC002 device contains HET RAM. The HET RAM has a 32-instruction capability. The HET RAM is configurable by the SYS module to be addressed within the range of 0x0000\_0000 to 0xFFE0\_0000. The HET RAM is addressed through memory select 4.

#### memory protection (not available on VC002)

This VC002 device has no memory protection unit (MPU) in the 470+ SYS module; therefore, this device does *not* support memory protection for the RAM and ROM (see Table 2).

#### **XOR share**

The VC002 HET peripheral contains the XOR-share feature. This feature allows two adjacent HET highresolution channels to be XORed together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).



#### peripheral selects and base addresses

The VC002 device uses three of the sixteen peripheral selects to decode the base addresses of the peripherals. These peripheral selects are fixed and transparent to the user since they are part of the decoding scheme used by the SYS module.

Control registers for the peripherals and SYS module begin at the base addresses shown in Table 3.

CONNECTING MODULE	ADDRE	PERIPHERAL SELECTS		
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	PERIPHERAL SELECTS	
SYSTEM	0XFFFF_FD00	0XFFFF_FFF	N/A	
RESERVED	0XFFF8_0000	0XFFFF_FCFF	N/A	
HET	0XFFF7_FC00	0XFFF7_FFFF	PS[0]	
SPI	0XFFF7_F800	0XFFF7_FBFF	PS[1]	
RESERVED	0XFFF7_F500	0XFFF7_F7FF	00101	
RESERVED	0XFFF7_F400	0XFFF7_F4FF	PS[2]	
RESERVED	0XFFF7_F000	0XFFF7_F3FF	PS[3]	
GIO/ECP	0XFFF7_EC00	0XFFF7_EFFF	PS[4]	
RESERVED	0XFFF7_E400	0XFFF7_EBFF	PS[5] - PS[6]	
RESERVED	0XFFF7_E000	0XFFF7_E3FF	PS[7]	
RESERVED	0XFFF7_DC00	0XFFF7_DFFF	PS[8]	
RESERVED	0XFFF7_D800	0XFFF7_DBFF	PS[9]	
RESERVED	0XFFF7_D400	0XFFF7_D7FF	PS[10]	
RESERVED	0XFFF7_CC00	0XFFF7_D3FF	PS[11] - PS[12]	
RESERVED	0XFFF7_C800	0XFFF7_CBFF	PS[13]	
RESERVED	0XFFF7_C000	0XFFF7_C7FF	PS[14] - PS[15]	
RESERVED	0XFFF0_0000	0XFFF7_BFFF	N/A	
RESERVED	0XFFE8_8000	0XFFE8_807F	N/A	
RESERVED	0XFFE8_4000	0XFFE8_4023	N/A	

#### Table 3. VC002 Peripherals and System Module Addresses



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### interrupt priority

The central interrupt manager (CIM) portion of the SYS module manages the interrupt requests from the device modules (i.e., SPI, HET, and RTI, etc.).

Although the CIM can accept up to 32 interrupt request signals, the VC002 device only uses 9 of those interrupt request signals. The request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the CIM to be of either type:

- Fast interrupt request (FIQ)
- Normal interrupt request (IRQ)

The precedences of request channels decrease with ascending channel order in the CIM (0 [highest] and 31 [lowest] priority). For these channel priorities and the associated modules, see Table 4.

MODULES	INTERRUPT SOURCES	INTERRUPT LEVEL/CHANNEL
SPI	SPI end-transfer/overrun	0
RTI	COMP2 interrupt	1
RTI	COMP1 interrupt	2
RTI	TAP interrupt	3
Reserved		4
GIO	Interrupt A	5
Reserved		6
HET	Interrupt 1	7
Reserved		8
Reserved		9
Reserved		10
Reserved		11
Reserved		12
Reserved		13
Reserved		14
Reserved		15
Reserved		16
Reserved		17
Reserved		18
Reserved		19
Reserved		20
System	SW interrupt (SSI)	21
Reserved		22
HET	Interrupt 2	23
Reserved		24
Reserved		25
Reserved		26
Reserved		27
Reserved		28
GIO	Interrupt B	29
Reserved		30
Reserved		31

#### Table 4. Interrupt Priority



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### development system support

Texas Instruments provides extensive hardware and software development support tools for the TMS470R1x family. These support tools include:

- Code Composer Studio<sup>™</sup> IDE
  - Fully integrated suite of software development tools
  - Includes Compiler/Assembler/Linker, Debugger, and Simulator
  - Supports Real-Time analysis, data visualization, and open API
- Optimizing C compiler
  - Supports high-level language programming
  - Full implementation of the standard ANSI C language
  - Powerful optimizer that improves code-execution speed and reduces code size
  - Extensive run-time support library included
  - TMS470R1x control registers easily accessible from the C program
  - Interfaces C functions and assembly functions easily
  - Establishes comprehensive, easy-to-use tool set for the development of high-performance microcontroller applications in C/C++
- Assembly language tools (assembler and linker)
  - Provides extensive macro capability
  - Allows high-speed operation
  - Allows extensive control of the assembly process using assembler directives
  - Automatically resolves memory references as C and assembly modules are combined
- TMS470R1x CPU Simulator
  - Provides capability to simulate CPU operation without emulation hardware
  - Allows inspection and modifications of memory locations
  - Allows debugging programs in C or assembly language
- XDS510<sup>™</sup> emulation communication kit
  - Allows high-speed JTAG communication to the TMS470R1x emulator or target board
  - Includes XDS510 ISA PC card and JTAG emulation cable
- XDS510WS™ emulation communication kit
  - Allows high-speed JTAG communication to the TMS470R1x emulator or target board
  - Includes XDS510 Workstation communication box and JTAG emulation cable
- XDS510PP™ emulation communication kit
  - Allows JTAG communication to the TMS470R1x emulator or target board with a connection to the PC parallel port
  - Includes XDS510PP communication box and parallel port cable
- XDS560<sup>™</sup> emulator
  - Allows high-speed JTAG communication to the TMS470R1x emulator or target board
  - Includes XDS560 communication board and cable

Code Composer Studio, XDS510, XDS510WS, XDS510PP, and XDS560 are trademarks of Texas Instruments.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### development system support (continued)

Table 5, Table 6, and Table 7 provide the part numbers for the TMS470R1VC002 hardware and software development tools.

PRODUCT	DESCRIPTION	HOST	OPERATING SYSTEM
TMDX474A596-07	C/C++ Compiler Assembler/Linker	SPARC™, HP™	SunOS™ 5.5 HP-UX™ 10.2 Solaris™ 2.5
TMDX474H852-02	HET Assembler/Simulator	PC™, SPARC, HP	MS-DOS <sup>™</sup> Windows <sup>™</sup> 95 Windows 98 Windows NT <sup>™</sup> SunOS 4.1.3 HP-UX 9.0.3

#### Table 5. Code Development Tools

#### Table 6. Debug Tools

PRODUCT	DESCRIPTION	HOST	OPERATING SYSTEM
TMDS474785F-07	Code Composer Studio™ IDE	PC	Windows 95 Windows 98 Windows NT
TMDS4740551-07	SW Simulator	SPARC, HP	SunOS 4.1.3 HP-UX 9.0x Solaris 2.x
TMDX4740600	Emulation SW Kit XDS510WS™ Debugger	SPARC, HP	SunOS 5.5x HP-UX 10.2x Solaris 2.5x

#### Table 7. Hardware Tools

PRODUCT	DESCRIPTION	HOST	OPERATING SYSTEM
TMDS00510	XDS510™ Board JTAG Controller Kit Emulator Cable	PC (ISA)	Windows 95 Windows 98 Windows NT
TMDS00510WS	XDS510WS™ Box JTAG Controller Kit Emulator Cable	SPARC, HP	SunOS 4.1.x HP-UX 9.0x
TMDS3P701014	XDS510™ Parallel Port JTAG System Kit	PC	Windows 95 Windows 98 Windows NT

Note: Additional hardware and software development tools are available directly from ARM Ltd.

PC is a trademark of International Business Machines Corporation.

MS-DOS, Windows, and Windows NT are registered trademarks of Microsoft Corp.

SPARC is a trademark of SPARC International, Inc.

HP and HP-UX are trademarks of Hewlett-Packard Company.

SunOS and Solaris are trademarks of Sun Microsystems, Inc.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### device numbering conventions

Figure 2 illustrates the numbering and symbol nomenclature for the TMS470R1x family.




Figure 2. TMS470R1x Family Nomenclature



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### device identification code register

The device identification code register identifies the silicon version, the technology family (TF), a ROM or Flash device, and an assigned device-specific part number (see Table 8). The VC002 device identification code register value is 0x0C47.

-	Table 8. TMS470 Device ID Bit Allocation Register															
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
FFFF_FFF0		Reserved														
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	0		VERSIO	N	TF	R/F			PAR	RT NUME	BER			1	1	1
	R-0		R-K		R-K	R-K				R-K				R-1	R-1	R-1
LEGEND: For bit 15: For bits 3–14 For bits 0–2:	4: R = F R = F	Read c Read c	only, -0 = ` only, -K = only, -1 = `	Value co Value af	onstant a ter RST											
	Bits 31:	16				Reads						no effe	ct.			
	Bit 15					tory Lo				•	efault.					
I	Bits 14:	12				Silicon		•	,							
					e bits i at "000		what v	rersion	of silic	on the	device	e is. Init	ial dev	ice ver	sion n	umbers
I	Bit 11			<b>TF.</b> T	echnol	logy Fa	amily (1	ΓF) bit								
				This	bit dist	inguisł	nes the	e techn	ology	family of	core p	ower s	upply:			
				0 =	3.3 V	for F10	)/C10 c	devices	6							
				1 =	1.8 V	for F05	5/C05 c	devices	6							
I	Bit 10			R/F.	ROM/F	-lash b	it									
				This	bit dist	inguisł	nes bet	tween	ROM a	and Fla	ish dev	vices:				
				0 =	Flash	device	!									
				1 =	ROM	device										
I	Bits 9:3			PAR	T NUM	BER.	Device	-speci	fic part	t numb	er bits					
				Thes	e bits i	identify	the as	ssigne	d devic	e-spec	cific pa	irt num	ber.			
				The	assign	ed dev	ice-spe	ecific p	art nur	nber fo	or the V	VC002	device	e is: 00	01000	).
I	Bits 2:0	)		"1" N	Manda	tory H	<b>igh.</b> Bi	ts 2,1,	and 0	are tie	d high	by def	ault.			



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### device part numbers

Table 9 lists all the available TMS470R1VC002 devices.

#### Table 9. Device Part Number

DEVICE PART	PROGRAI	M MEMORY	PACKAGE TYPE	TE	MPERATURE RANG	GES
NUMBER	ROM	FLASH EEPROM	100-PIN LQFP	–40°C TO 85°C	–40°C TO 105°C	–40°C TO 125°C
TMS470R1VC002PZA	Х		Х	Х		
TMS470R1VC002PZT	Х		Х		Х	
TMS470R1VC002PZQ	Х		Х			Х



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### DEVICE ELECTRICAL SPECIFICATIONS AND TIMING PARAMETERS

## absolute maximum ratings over operating free-air temperature range, Q version (unless otherwise noted)<sup> $\dagger$ </sup>

	Supply voltage range, V <sub>CC</sub> (see Note 1)0.3 V to 2.5 V
	Supply voltage range, V <sub>CCIO</sub> (see Note 1)0.3 V to 4.1V
	Input voltage range: All input pins0.3 V to 4.1 V
	Input clamp current: I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CCIO</sub> )
	All pins except PORRST, TRST, TEST, and TCK
	Operating free-air temperature ranges, T <sub>A</sub> : A version
	T version
	Q version
	Operating junction temperature range, T <sub>J</sub> 40°C to 150°C
	Storage temperature range, T <sub>stg</sub>
tro	uses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to their associated grounds.

### device recommended operating conditions<sup>‡</sup>

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Digital logic supply voltage (Core)		1.71		2.05	V
V <sub>CCIO</sub>	Digital logic supply voltage (I/O)		3	3.3	3.6	V
V <sub>SS</sub>	Digital logic supply ground			0		V
		A version	- 40		85	°C
T <sub>A</sub>	Operating free-air temperature	T version	- 40		105	°C
		Q version	- 40		125	°C
TJ	Operating junction temperature		- 40		150	°C

 $\ddagger$  All voltages are with respect to V<sub>SS</sub>.



SPNS072B – NOVEMBER 2001 – REVISED OCTOBER 2002

## electrical characteristics over recommended operating free-air temperature range, Q version (unless otherwise noted)<sup>†</sup>

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>hys</sub>	Input hysteresis			0.15			V
V <sub>IL</sub>	Low-level input voltage	All inputs <sup>‡</sup>		- 0.3		0.8	V
V <sub>IH</sub>	High-level input voltage	All inputs		2	١	/ <sub>CCIO</sub> +0.3	V
V <sub>th</sub>	Input threshold voltage	AWD only		1.3		1.7	V
			I <sub>OL</sub> = I <sub>OL</sub> MAX			0.2 V <sub>CCIO</sub>	
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 50 μA			0.2	V
V	LP-b. Is set as the structure for an		I <sub>OH</sub> = I <sub>OH</sub> MIN	0.8 V <sub>CCIO</sub>			
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = 50 μA	V <sub>CCIO</sub> - 0.2			V
I <sub>IC</sub>	Input clamp current (I/O pi	ns) <sup>§</sup>	$V_{1} < V_{SSIO} - 0.3 \text{ or } V_{1} > V_{CCIO} + 0.3$	-1		1	mA
		I <sub>IL</sub> Pulldown	V <sub>I</sub> = V <sub>SS</sub>	-1		1	
		I <sub>IH</sub> Pulldown	$V_{I} = V_{CC}$	5		40	
I <sub>I</sub>	Input current (I/O pins)	I <sub>IL</sub> Pullup	V <sub>I</sub> = V <sub>SS</sub>	-40		-5	μA
		I <sub>IH</sub> Pullup	$V_{I} = V_{CC}$	-1		1	
		All other pins	No pullup or pulldown	-1		1	
		CLKOUT, AWD, TDO	V <sub>OL</sub> = V <sub>OL</sub> MAX			8	
I <sub>OL</sub>	Low-level output	RST	V <sub>OL</sub> = V <sub>OL</sub> MAX			4	mA
OL	current	All other output pins	V <sub>OL</sub> = V <sub>OL</sub> MAX			2	
	High-level output	CLKOUT, AWD, TDO	V <sub>OH</sub> = V <sub>OH</sub> MIN	-8			
I <sub>ОН</sub>	current	All other output pins except RST	V <sub>OH</sub> = V <sub>OH</sub> MIN	-2			mA
CI	Input capacitance				2		pF
Co	Output capacitance				3		pF
	V <sub>CC</sub> Digital supply current	(operating mode)	SYSCLK = 20 MHz, ICLK = 10 MHz, V <sub>CC</sub> = 2.05 V			30	mA
I <sub>CC</sub>	V <sub>CC</sub> Digital supply current	(standby mode)	OCSIN = 5 MHz, V <sub>CC</sub> = 2.05 V			1.0	mA
	V <sub>CC</sub> Digital supply current	(halt mode)	All frequencies, $V_{CC}$ = 2.05 V			200	μA
	V <sub>CCIO</sub> Digital supply curre	nt (operating mode)	No DC load, V <sub>CCIO</sub> = 3.6 V <sup>¶</sup>			10	mA
I <sub>CCIO</sub>	V <sub>CCIO</sub> Digital supply curre	nt (standby mode)	No DC load, V <sub>CCIO</sub> = 3.6 V <sup>¶</sup>			100	μA
	V <sub>CCIO</sub> Digital supply curre	nt (halt mode)	No DC load, V <sub>CCIO</sub> = 3.6 V <sup>¶</sup>			20	μA

† Source currents (out of the device) are negative while sink currents (into the device) are positive.


<sup>±</sup> This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 27.

§ This parameter does not apply to input-only or output-only pins.

¶ I/O pins configured as inputs or outputs with no load. All pulldown inputs  $\leq$  0.2 V. All pullup inputs  $\geq$  V<sub>CCIO</sub> – 0.2 V.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002



#### PARAMETER MEASUREMENT INFORMATION

B. All timing parameters measured using an external load capacitance of 150 pF unless otherwise noted.

Figure 3. Test Load Circuit



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

CM CO ER ICLK M OSC, OSCI	Compaction, CMPCT CLKOUT Erase Interface clock Master mode OSCIN	RD RST S SIMO SOMI SPC	Read Reset, RST Slave mode SPInSIMO SPInSOMI SPInCLK
OSCO	OSCOUT	SYS	System clock
P	Program, PROG		
R R0	Ready Read margin 0, RDMRGN0		
RU R1	Read margin 1, RDMRGN1		
	subscripts and their meanings are:		
а	access time	r	rise time
С	cycle time (period)	su	setup time
d	delay time	t	transition time
f	fall time	v	valid time
h	hold time	W	pulse duration (width)
The following	g additional letters are used with these n	neanings:	
Н	High	Х	Unknown, changing, or don't care level
L	Low	Z	High impedance
V	Valid		




SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### external reference resonator/crystal oscillator clock option

The oscillator is enabled by connecting the appropriate fundamental 4–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in Figure 4a. The oscillator is a single-stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode. **TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation.** The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a TTL- or CMOS-level clock signal to the OSCIN pin and leaving the OSCOUT input pin unconnected (open) as shown in Figure 4b.



NOTE A: The values of C1 and C2 should be provided by the resonator/crystal vendor.

Figure 4. Recommended Crystal/Clock Connection



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### clock divider module (CDM) specifications

#### timing requirements for CDM circuits enabled or disabled

		MIN	MAX	UNIT
f <sub>(OSC)</sub>	Input clock frequency	4	20	MHz
t <sub>c(OSC)</sub>	Cycle time, OSCIN	50		ns
t <sub>w(OSCIL)</sub>	Pulse duration, OSCIN low	15		ns
t <sub>w(OSCIH)</sub>	Pulse duration, OSCIN high	15		ns
f <sub>(OSCRST)</sub>	OSC FAIL frequency <sup>†</sup>		53	kHz

† Causes a device reset (specifically a clock reset) by setting the RST OSC FAIL (GLBCTRL.15) and the OSC FAIL flag (GLBSTAT.1) bits equal to 1. For more detailed information on these bits and device resets, see the TMS470R1x System Module Reference Guide (literature number SPNU189).

### switching characteristics over recommended operating conditions for clocks<sup>द</sup>

	PARAMETER	MIN	MAX	UNIT
f <sub>(SYS)</sub>	System clock frequency		20	MHz
f <sub>(ICLK)</sub>	Interface clock frequency		20	MHz
f <sub>(ECLK)</sub>	External clock output frequency for ECP Module		20	MHz
t <sub>c(SYS)</sub>	Cycle time, system clock	50		ns
t <sub>c(ICLK)</sub>	Cycle time, interface clock	50		ns
t <sub>c(ECLK)</sub>	Cycle time, ECP module external clock output	50		ns

 $\ddagger f_{(SYS)} = f_{(OSC)} / R$ , where R = {1,2,3,4,5,6,7,8}.

 $f_{(ICLK)} = f_{(SYS)} / X$ , where X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

 $\int f_{(ECLK)} = f_{(ICLK)} / N$ , where N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### clock divider module (CDM) specifications (continued)

## switching characteristics over recommended operating conditions for external clocks (see Figure 5 and Figure 6)<sup>†‡§</sup>

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
			SYSCLK or MCLK <sup>¶</sup>	$0.5t_{c(SYS)} - t_{f}$		
1	t <sub>w(COL)</sub>	Pulse duration, CLKOUT low	ICLK, X is even or 1 <sup>#</sup>	$0.5t_{c(ICLK)} - t_{f}$		ns
			ICLK, X is odd and not 1 <sup>#</sup>	$0.5t_{\rm C(ICLK)} + 0.5t_{\rm C(SYS)} - t_{\rm f}$		1
			SYSCLK or MCLK <sup>¶</sup>	$0.5t_{c(SYS)} - t_r$		
2	t <sub>w(COH)</sub>	Pulse duration, CLKOUT high	ICLK, X is even or 1 <sup>#</sup>	$0.5t_{c(ICLK)} - t_r$		ns
			ICLK, X is odd and not 1 <sup>#</sup>	$0.5t_{C(ICLK)} - 0.5t_{C(SYS)} - t_r$		]
3	t (TOL)	Pulse duration, ECLK low	N is even and X is even or odd	$0.5t_{c(ECLK)} - t_{f}$		- ns
5	<sup>t</sup> w(EOL)	T dise duration, ECENIOW	N is odd and X is odd and not 1	$0.5t_{c(ECLK)} + 0.5t_{c(SYS)} - t_{f}$		
4	t (FOUN	Pulse duration, ECLK high	N is even and X is even or odd	$0.5t_{c(ECLK)} - t_r$		- ns
4	<sup>t</sup> w(EOH)	Fuise duration, LOLK high	N is odd and X is odd and not 1	$0.5t_{c(ECLK)} - 0.5t_{c(SYS)} - t_r$		115

 $\uparrow X = \{1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16\}$ . X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.  $\downarrow N = \{1 \text{ to } 256\}$ . N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

§ CLKOUT/ECLK pulse durations (low/high) are a function of the OSCIN pulse durations.

¶ Clock source bits selected as either SYSCLK (CLKCNTL.[6:5] = 11 binary) or MCLK (CLKCNTL.[6:5] = 10 binary).

# Clock source bits selected as ICLK (CLKCNTL.[6:5] = 01 binary).




Figure 5. CLKOUT Timing Diagram




Figure 6. ECLK Timing Diagram



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

### **RST** and **PORRST** timings

NO.			MIN	MAX	UNIT
	V <sub>CCPORL</sub>	V <sub>CC</sub> low supply level when PORRST must be active during power up		0.6	V
	V <sub>CCPORH</sub>	V <sub>CC</sub> high supply level when PORRST must remain active during power up and become active during power down	1.5		V
	V <sub>CCIOPORL</sub>	V <sub>CCIO</sub> low supply level when PORRST must be active during power up		1.1	V
	V <sub>IL</sub>	Low-level input voltage after V <sub>CCIO</sub> > V <sub>CCIOPORH</sub>		0.2 V <sub>CC</sub>	V
	V <sub>IL(PORRST)</sub>	Low-level input voltage of PORRST before V <sub>CCIO</sub> > V <sub>CCIOPORL</sub>		0.5	V
3	t <sub>su(PORRST)r</sub>	Setup time, $\overline{PORRST}$ active before $V_{CCIO} > V_{CCIOPORL}$ during power up	0		ms
5	t <sub>su(VCCIO)r</sub>	Setup time, V <sub>CCIO</sub> > V <sub>CCIOPORL</sub> before V <sub>CC</sub> > V <sub>CCPORL</sub>	0		ms
6	t <sub>h(PORRST)r</sub>	Hold time, PORRST active after V <sub>CC</sub> > V <sub>CCPORH</sub>	1		ms
7	t <sub>su(PORRST)f</sub>	Setup time, $\overline{PORRST}$ active before $V_{CC} \le V_{CCPORH}$ during power down	8		μs
8	t <sub>h(PORRST)rio</sub>	Hold time, PORRST active after V <sub>CC</sub> > V <sub>CCIOPORH</sub>	1		ms
9	t <sub>h(PORRST)d</sub>	Hold time, PORRST active after V <sub>CC</sub> < V <sub>CCPORL</sub>	0		ms
10	t <sub>su(PORRST)fio</sub>	Setup time, $\overline{PORRST}$ active before $V_{CC} \le V_{CCIOPORH}$ during power down	0		ns
11	t <sub>su(VCCIO)f</sub>	Setup time, V <sub>CC</sub> < V <sub>CCPORE</sub> before V <sub>CCIO</sub> < V <sub>CCIOPORL</sub>	0		ns

### timing requirements for PORRST (see Figure 7)




Figure 7. PORRST Timing Diagram

#### switching characteristics over recommended operating conditions for RST<sup>†</sup>

	PARAMETER	MIN	MAX	UNIT
t (= ==)	Valid time, RST active after PORRST inactive	4112t <sub>c(OSC)</sub>		ns
<sup>I</sup> v(RST)	Valid time, RST active (all others)	8t <sub>c(SYS)</sub>		115

+ Specified values do NOT include rise/fall times. For rise and fall timings, see the switching characteristics for output timings versus load capacitance table.



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

## JTAG scan interface timing (JTAG clock specification 10-MHz and 50-pF load on TDO output)

		MIN	MAX	UNIT
t <sub>c(JTAG)</sub>	Cycle time, JTAG low and high period	50		ns
t <sub>su(TDI/TMS</sub> - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)	15		ns
t <sub>h(TCKr</sub> -TDI/TMS)	Hold time, TDI, TMS after TCKr	15		ns
t <sub>h(TCKr</sub> -TDO)	Hold time, TDO after TCKr	10		ns
t <sub>h(TCKf</sub> -TDO)	Hold time, TDO valid after TCK fall (TCKf)		45	ns



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### input and output timings

switching characteristics for output timings versus load capacitance (C <sub>L</sub> ) (see Figure 8)
---

	PARAMETER		MIN	MAX	UNIT	
		C <sub>L</sub> = 15 pF	0.5	0.5 2.5	5 2.5	
	Rise time, CLKOUT, AWD, TDO	C <sub>L</sub> = 50 pF	1.5	5		
t <sub>r</sub>		C <sub>L</sub> = 100 pF	3	9	- ns	
		C <sub>L</sub> = 150 pF	4.5	12.5		
		C <sub>L</sub> = 15 pF	0.5	2.5		
•		C <sub>L</sub> = 50 pF	1.5	5		
t <sub>f</sub>	Fall time, CLKOUT, AWD, TDO	C <sub>L</sub> = 100 pF	3	9	ns	
		C <sub>L</sub> = 150 pF	4.5	12.5		
	Fall time, RST	C <sub>L</sub> = 15 pF	2.5	8	- ns	
		C <sub>L</sub> = 50 pF	5	14		
t <sub>f</sub>		C <sub>L</sub> = 100 pF	9	23		
		C <sub>L</sub> = 150 pF	13	32		
		C <sub>L</sub> = 15 pF	2.5	10	– ns	
	D'as the state of the state of a data to be	C <sub>L</sub> = 50 pF	6.0	25		
t <sub>r</sub>	Rise time, all other output pins	C <sub>L</sub> = 100 pF	12	45		
		C <sub>L</sub> = 150 pF	18	65		
		C <sub>L</sub> = 15 pF	3	10		
+		C <sub>L</sub> = 50 pF	8.5	25	ns	
t <sub>f</sub>	Fall time, all other output pins	C <sub>L</sub> = 100 pF	16	45		
		C <sub>L</sub> = 150 pF	23	65		




Figure 8. CMOS-Level Outputs

## timing requirements for input timings<sup>†</sup> (see Figure 9)

		MIN	MAX	UNIT
t <sub>pw</sub>	Input minimum pulse width	t <sub>c(ICLK)</sub> + 10		ns

 $t_{c(ICLK)}$  = interface clock cycle time = 1/f<sub>(ICLK)</sub>




Figure 9. CMOS-Level Inputs



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### SPIn master mode timing parameters

## SPIn master mode external timing parameters (CLOCK PHASE = 0, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input)<sup> $\pm$ </sup> (see Figure 10)

NO.			MIN	MAX	UNIT	
1	t <sub>c(SPC)M</sub> Cycle time, SPInCLK <sup>¶</sup> 100		256t <sub>c(ICLK)</sub>	ns		
2#	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	ns	
2"	t <sub>w(SPCL)M</sub>	(SPCL)M Pulse duration, SPInCLK low (clock polarity = 1)		0.5t <sub>c(SPC)M</sub> + 5	113	
3#	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	e duration, SPInCLK low (clock polarity = 0) $0.5t_{c(SPC)M} - t_{f}$ $0.5t_{c(SPC)M} + 5$		ns	
3	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	$0.5t_{c(SPC)M} + 5$	113	
<b>4</b> #	t <sub>d(SPCH-SIMO)M</sub>	Delay time, SPInCLK high to SPInSIMO valid (clock polarity = 0) 10		10	20	
4"	t <sub>d(SPCL-SIMO)M</sub>	Delay time, SPInCLK low to SPInSIMO valid (clock polarity = 1)		10	— ns	
5#	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	$t_{c(SPC)M} - 5 - t_{f}$		20	
5"	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	$t_{c(SPC)M} - 5 - t_r$		ns ns	
6#	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPInSOMI before SPInCLK low (clock polarity = 0)	12		ns	
6"	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPInSOMI before SPInCLK high (clock polarity = 1)	12			
7#	t <sub>v(SPCL-SOMI)M</sub> Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 0)		10		ns	
/*	t <sub>v(SPCH-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 1)	10		115	

† The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

 $t_{c(ICLK)}$  = interface clock cycle time = 1/f<sub>(ICLK)</sub>

§ For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.


¶ When the SPI is in Master mode, the following must be true:

For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(ICLK)} \ge 100$  ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100$  ns.

# The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002









SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### SPIn master mode timing parameters (continued)

## SPIn master mode external timing parameters (CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input)<sup> $\pm$ </sup> (see Figure 11)

NO.			MIN	MAX	UNIT	
1	t <sub>c(SPC)M</sub>	Cycle time, SPInCLK <sup>¶</sup>	100	256t <sub>c(ICLK)</sub>	ns	
2#	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	ns	
2	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_{f}$	0.5t <sub>c(SPC)M</sub> + 5	113	
3#	t <sub>w(SPCL)M</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_{f}$	0.5t <sub>c(SPC)M</sub> + 5		
3.	t <sub>w(SPCH)M</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - t_r$	0.5t <sub>c(SPC)M</sub> + 5	ns	
4#	t <sub>v(SIMO-SPCH)M</sub>	Valid time. SPInSIMO data valid before SPInCLK high		ns		
4.	t <sub>v(SIMO-SPCL)M</sub>	Valid time, SPInSIMO data valid before SPInCLK low (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> – 10	<sub>C)M</sub> – 10		
5#	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0) $0.5t_{c(SPC)M} - 5 - t_r$		ns		
5"	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	id after SPInCLK low $0.5t_{c(SPC)M} - 5 - t_{f}$		115	
6#	t <sub>su(SOMI-SPCH)M</sub>	J(SOMI-SPCH)M Setup time, SPInSOMI before SPInCLK high (clock polarity = 0)			ns	
6	t <sub>su(SOMI-SPCL)M</sub>	J(SOMI-SPCL)M Setup time, SPInSOMI before SPInCLK low (clock polarity = 1)			115	
7#	$t_{v(SPCH-SOMI)M}$ Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)		10		ns	
1"	t <sub>v(SPCL-SOMI)M</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	10		115	

† The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is set.

 $t_{c(ICLK)}$  = interface clock cycle time =  $1/f_{(ICLK)}$ 

§ For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $\P$  When the SPI is in Master mode, the following must be true:

For PS values from 1 to 255:  $t_{c(SPC)M} \ge (PS + 1)t_{c(ICLK)} \ge 100 \text{ ns}$ , where PS is the prescale value set in the SPInCTL1.[12:5] register bits.

For PS values of 0:  $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$ 

# The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002




Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 1)



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### SPIn slave mode timing parameters

## SPIn slave mode external timing parameters (CLOCK PHASE = 0, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output)<sup> $\pm$ </sup> (see Figure 12)

NO.			MIN	MAX	UNIT	
1	t <sub>c(SPC)S</sub>	Cycle time, SPInCLK <sup>#</sup>	100	256t <sub>c(ICLK)</sub>	ns	
2	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	- ns	
Z"	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$		
3	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5I_{2}(220) = 0.25I_{2}(200) = 0.25I$			
3"	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	– ns	
4	t <sub>d(SPCH-SOMI)S</sub>	Delay time, SPInCLK high to SPInSOMI valid (clock polarity = 0)		12 + t <sub>r</sub>	- ns	
4"	t <sub>d(SPCL</sub> -SOMI)S	Delay time, SPInCLK low to SPInSOMI valid (clock polarity = 1)		12 + t <sub>f</sub>		
5	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity =0)	$t_{c(SPC)S} - 12 - t_r$			
5"	t <sub>v(SPCL-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity =1)	$t_{c(SPC)S} - 12 - t_f$		– ns	
6 <sup>  </sup>	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPInSIMO before SPInCLK low (clock polarity = 0)	10		- ns	
0"	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPInSIMO before SPInCLK high (clock polarity = 1)	10			
7	t <sub>v(SPCL-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	10		- ns	
7"	t <sub>v(SPCH-SIMO)S</sub>	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	10		115	

† The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

 $\ddagger$  If the SPI is in slave mode, the following must be true:  $t_{c(SPC)S} \ge (PS + 1) t_{c(ICLK)}$ , where PS = prescale value set in SPInCTL1.[12:5].

§ For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $\P t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$ 


# When the SPIn is in Slave mode, the following must be true:

For PS values from 1 to 255: $t_{c(SPC)S} \ge (PS + 1)t_{c(ICLK)} \ge 100$  ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.For PS values of 0: $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100$  ns.

|| The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002



### SPIn slave mode timing parameters (continued)





SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### SPIn slave mode timing parameters (continued)

# SPIn slave mode external timing parameters (CLOCK PHASE = 1, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output)<sup> $\pm$ </sup> (see Figure 13)

NO.			MIN	MAX	UNIT	
1	t <sub>c(SPC)S</sub>	Cycle time, SPInCLK <sup>#</sup>	100	256t <sub>c(ICLK)</sub>	ns	
2	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t <sub>c(SPC)S</sub> -0.25t <sub>c(ICLK)</sub>	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	– ns	
2"	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 1)	0.5t <sub>c(SPC)S</sub> -0.25t <sub>c(ICLK)</sub>	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$		
3	t <sub>w(SPCL)S</sub>	Pulse duration, SPInCLK low (clock polarity = 0)	0.5t <sub>c(SPC)S</sub> -0.25t <sub>c(ICLK)</sub>	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns	
3"	t <sub>w(SPCH)S</sub>	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S}$ - $0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$		
4	t <sub>v(SOMI-SPCH)S</sub>	Valid time, SPInSOMI data valid before SPInCLK high (clock polarity = 0)	$0.5t_{c(SPC)S}-12-t_r$		– ns	
4"	t <sub>v(SOMI-SPCL)S</sub>	Valid time, SPInSOMI data valid before SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S}-12-t_{f}$			
5	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity =0)	$0.5t_{c(SPC)S} - 12 - t_r$			
5"	t <sub>v(SPCL-SOMI)S</sub>	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity =1)	$0.5t_{c(SPC)S}-12-t_{f}$		ns	
6 <sup>  </sup>	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPInSIMO before SPInCLK high (clock polarity = 0)	10			
6"	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPInSIMO before SPInCLK low (clock polarity = 1)	10		– ns	
7	t <sub>v(SPCH</sub> -SIMO)S	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	10		– ns	
7"	t <sub>v(SPCL</sub> -SIMO)S	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	10			

† The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is set.

 $\ddagger$  If the SPI is in slave mode, the following must be true:  $t_{c(SPC)S} \ge (PS + 1) t_{c(ICLK)}$ , where PS = prescale value set in SPInCTL1.[12:5].

§ For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $\P t_{c(ICLK)} = interface clock cycle time = 1/f_{(ICLK)}$ 


#When the SPIn is in Slave mode, the following must be true:


For PS values from 1 to 255: $t_{c(SPC)S} \ge (PS + 1)t_{c(ICLK)} \ge 100$  ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.For PS values of 0: $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100$  ns.

<sup>||</sup> The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002










SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

PZ (S-PQFP-G100)

**MECHANICAL DATA** 

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

#### **Thermal Resistance Characteristics**

PARAMETER	°C/W
R <sub>OJA</sub>	51
R <sub>OJC</sub>	5



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### **List of Figures**

TMS470R1VC002 100-Pin PZ Package (TOP VIEW)

Functional Block Diagram

Figure 1. Memory Map

Figure 2. TMS470R1x Family Nomenclature

Figure 3. Test Load Circuit

Figure 4. Recommended Crystal/Clock Connection

Figure 5. CLKOUT Timing Diagram

Figure 6. ECLK Timing Diagram

Figure 7. PORRST Timing Diagram

Figure 8. CMOS-Level Outputs

Figure 9. CMOS-Level Inputs

Figure 10. SPIn Master Mode External Timing (CLOCK PHASE = 0)

Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 1)

Figure 12. SPIn Slave Mode External Timing (CLOCK PHASE = 0)

Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 1)

Mechanical Data



SPNS072B - NOVEMBER 2001 - REVISED OCTOBER 2002

#### List of Tables

- Table 1.Device Characteristics
- Table 2. Memory Selection Assignment
- Table 3. VC002 Peripherals and System Module Addresses
- Table 4. Interrupt Priority
- Table 5.Code Development Tools
- Table 6. Debug Tools
- Table 7. Hardware Tools
- Table 8. TMS470 Device ID Bit Allocation Register
- Table 9. Device Part Number



## TMS470R1VC002 16/32-BIT RISC ROM MICROCONTROLLER REVISION HISTORY

REV	DATE	AUTHOR	NOTES
в	10/02	R. Haley	Updates:' Page 8, Pull-down added to TRST and CLKOUT pins Page 20, V <sub>CC</sub> min changed to 1.71 V Page 21, V <sub>CC</sub> changed to 2.05 V in I <sub>CC</sub> test conditions Page 21, I <sub>CCIO</sub> Standby changed to 100 $\mu$ A
A	9/02	R. Haley	Typographical Changes: Page 25 and 26, V <sub>CC</sub> corrected to V <sub>CCIO</sub> in table note Updates: Throughout,Names of Reference Guides updated Throughout, 1.4mm thickness plastic quad flatpacks referred to as LQFP Page 8, Option to leave TEST pin disconnected removed from description Page 15 and 16, development system support updated Page 20, V <sub>CC</sub> max changed to 2.05 V, nom value deleted Page 21, V <sub>CC</sub> changed to 2.05 V throughout table Page 21, note concerning V <sub>IL</sub> value for the PORRST pin added
*	11/01	R. Haley	Initial version

### **REVISION HISTORY**



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of that third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

## www.BDTIC.com/TI