
# TPS2010, TPS2011, TPS2012, TPS2013 POWER-DISTRIBUTION

SLVS097A - DECEMBER 1994 - REVISED AUGUST 1995

- 95-m $\Omega$  Max (5.5-V Input) High-Side MOSFET Switch With Logic Compatible Enable Input
- Short-Circuit and Thermal Protection
- Typical Short-Circuit Current Limits: 0.4 A, TPS2010; 1.2 A, TPS2011; 2 A, TPS2012; 2.6 A, TPS2013
- Electrostatic-Discharge Protection, 12-kV Output, 6-kV All Other Terminals
- **Controlled Rise and Fall Times to Limit Current Surges and Minimize EMI**
- **SOIC-8 Package Pin Compatible With the** Popular Littlefoot™ Series When GND Is Connected
- 2.7-V to 5.5-V Operating Range
- 10-μA Maximum Standby Current
- Surface-Mount SOIC-8 and TSSOP-14 **Packages**
- -40°C to 125°C Operating Junction **Temperature Range**



# description

The TPS201x family of power-distribution switches is intended for applications where heavy capacitive loads and short circuits are likely to be encountered. The high-side switch is a 95-m $\Omega$  N-channel MOSFET. Gate drive is provided by an internal driver and charge pump designed to control the power switch rise times and fall times to minimize current surges during switching. The charge pump operates at 100 kHz, requires no external components, and allows operation from supplies as low as 2.7 V. When the output load exceeds the current-limit threshold or a short circuit is present, the TPS201x limits the output current to a safe level by switching into a constant-current mode. Continuous heavy overloads and short circuits increase power dissipation in the switch and cause the junction temperature to rise. If the junction temperature reaches approximately 180°C, a thermal protection circuit shuts the switch off to prevent damage. Recovery from thermal shutdown is automatic once the device has cooled sufficiently.

The members of the TPS201x family differ only in short-circuit current threshold. The TPS2010 is designed to limit at 0.4-A load; the other members of the family limit at 1.2 A, 2 A, and 2.6 A (see the available options table). The TPS201x family is available in 8-pin small-outline integrated circuit (SOIC) and 14-pin thin shink small-outline (TSSOP) packages and operates over a junction temperature range of -40°C to 125°C. Versions in the 8-pin SOIC package are drop-in replacements for Siliconix's Littlefoot™ power PMOS switches, except that GND must be connected.



testing of all parameters

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



1


SLVS097A - DECEMBER 1994 - REVISED AUGUST 1995

#### **AVAILABLE OPTIONS**

	RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAG	CHIP	
TJ	CONTINUOUS LOAD CURRENT (A)	OUTPUT CURRENT LIMIT AT 25°C (A)	SOIC (D)†	TSSOP (PW) <sup>‡</sup>	FORM (Y)
	0.2	0.4	TPS2010D	TPS2010PWLE	TPS2010Y
40°C to 135°C	0.6	1.2	TPS2011D	TPS2011PWLE	TPS2011Y
-40°C to 125°C	1	2	TPS2012D	TPS2012PWLE	TPS2012Y
	1.5	2.6	TPS2013D	TPS2013PWLE	TPS2013Y

<sup>†</sup>The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2010DR).

# functional block diagram



† Current sense

#### **Terminal Functions**

TERMINAL				
NAME	NO.		1/0	DESCRIPTION
NAME	D	PW		
EN	4	7	I	Enable input. Logic low turns power switch on.
GND	1	1	I	Ground
IN	2, 3	2-6	I	Input voltage
OUT	5-8	8-14	0	Power-switch output

# detailed description

# power switch

The power switch is an N-channel MOSFET with a maximum on-state resistance of 95 m $\Omega$  ( $V_{I(IN)}$  = 5.5 V), configured as a high-side switch.

#### charge pump

An internal 100-kHz charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires very little supply current.



<sup>&</sup>lt;sup>‡</sup> The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS2010PWLE).

SLVS097A - DECEMBER 1994 - REVISED AUGUST 1995

# detailed description (continued)

#### driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range instead of the microsecond or nanosecond range for a standard FET.

#### enable (EN)

A logic high on the  $\overline{EN}$  input turns off the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10  $\mu$ A. A logic zero input restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

#### current sense

A sense FET monitors the current supplied to the load. The sense FET is a much more efficient way to measure current than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its linear region, which switches the output into a constant current mode and simply holds the current constant while varying the voltage on the load.

#### thermal sense


An internal thermal-sense circuit shuts the power switch off when the junction temperature rises to approximately 180°C. Hysteresis is built into the thermal sense, and after the device has cooled approximately 20 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed.

#### **TPS201xY** chip information

This chip, when properly assembled, displays characteristics similar to the TPS201xC. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.



SLVS097A - DECEMBER 1994 - REVISED AUGUST 1995



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range, V <sub>I(IN)</sub> (see Note 1)	0.3 V to 7 V
Output voltage range, $\dot{V}_{O}$ (see Note 1)	$-0.3 \text{ V to V}_{I(IN)} + 0.3 \text{ V}$
Input voltage range, V <sub>I</sub> at EN	–0.3 V to 7 V
Continuous output current, I <sub>O</sub>	internally limited
Continuous total power dissipation	See Dissipation Rating Table
Continuous total power dissipation	
·	-40°C to 125°C -65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	145 mW
PW	700 mW	5.6 mW/°C	448 mW	140 mW



# recommended operating conditions

		MIN	MAX	UNIT
Input voltage, VI(IN)		2.7	5.5	V
Input voltage, V <sub>I</sub> at EN		0	5.5	V
Continuous output current, IO	TPS2010	0	0.2	
	TPS2011	0	0.6	۸
	TPS2012	0	1	Α
	TPS2013	0	1.5	
Operating virtual junction temper	ature, TJ	-40	125	°C

electrical characteristics over recommended operating junction temperature range,  $V_{I(IN)}$  = 5.5 V,  $I_O$  = rated current,  $\overline{EN}$  = 0 V (unless otherwise noted)

#### power switch

PARAMETER		TEST CONDITIONS <sup>†</sup>		TPS20 TPS20	UNIT		
				MIN	TYP	MAX	
		$V_{I(IN)} = 5.5 \text{ V},$	$T_J = 25^{\circ}C$		75	95	
	On-state resistance	$V_{I(IN)} = 4.5 \text{ V},$	T <sub>J</sub> = 25°C		80	110	mΩ
On-state resistance	$V_{I(IN)} = 3 V$	T <sub>J</sub> = 25°C		120	175	11122	
		$V_{I(IN)} = 2.7 \text{ V},$	$T_J = 25^{\circ}C$		140	215	
	Output lookage ourrent	EN Version	T <sub>J</sub> = 25°C		0.001	1	
	Output leakage current	$\overline{EN} = V_{I(IN)}$	-40°C ≤ T <sub>J</sub> ≤ 125°C			10	μΑ
	Output rice time	$V_{I(IN)} = 5.5 V,$	$T_J = 25^{\circ}C,  C_L = 1 \mu\text{F}$		4		ma
t <sub>r</sub>	t <sub>r</sub> Output rise time	$V_{I(IN)} = 2.7 \text{ V},$	$T_J = 25^{\circ}C$ , $C_L = 1 \mu F$		3.8		ms
Ī.,	As Contract fall times	$V_{I(IN)} = 5.5 V,$	$T_J = 25^{\circ}C,  C_L = 1 \mu\text{F}$		3.9		ma
tf	Output fall time	$V_{I(IN)} = 2.7 \text{ V},$	$T_J = 25^{\circ}C$ , $C_L = 1 \mu F$		3.5		ms

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

# enable input (EN)

PARAMETER	TEST CONDITIONS	TPS20 TPS20	UNIT			
			MIN	TYP	MAX	
	High-level input voltage	$2.7 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$	2			V
	Low-level input voltage	$4.5 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$			0.8	V
		$2.7 \text{ V} \le \text{V}_{\text{I(IN)}} < 4.5 \text{ V}$			0.4	V
	Input current	$\overline{EN} = 0 \ V \ or \ \overline{EN} = V_{I(IN)}$	-0.5		0.5	μΑ
tPLH	Propagation (delay) time, low-to-high-level output	C <sub>L</sub> = 1 μF			20	ma
tPHL	Propagation (delay) time, high-to-low-level output	C <sub>L</sub> = 1 μF			40	ms

#### current limit

PARAMETER	TEST CONDITIONS <sup>†</sup>		TPS20 TPS20	UNIT		
			MIN	TYP	MAX	1 1
Short-circuit current	VI(IN) = 5.5 V, OUT connected to GND, device	TPS2010	0.22	0.4	0.6	
		TPS2011	0.66	1.2	1.8	^
		TPS2012	1.1	2	3	Α
		TPS2013	1.65	2.6	4.5	

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



# TPS2010, TPS2011, TPS2012, TPS2013 POWER-DISTRIBUTION

SLVS097A - DECEMBER 1994 - REVISED AUGUST 1995

electrical characteristics over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $\overline{EN} = 0 \text{ V}$  (unless otherwise noted) (continued)

#### supply current

PARAMETER	TEST CONDITIONS		TPS20	UNIT		
			MIN	TYP	MAX	
Supply current, low-level output	EN = V <sub>I(IN)</sub>	T <sub>J</sub> = 25°C		0.015	1	μA
		$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$			10	μΑ
Supply ourront high lovel output	EN = 0 V	T <sub>J</sub> = 25°C		73	100	
Supply current, high-level output		-40°C ≤ T <sub>J</sub> ≤ 125°C			100	μΑ

electrical characteristics over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $\overline{EN} = 0 \text{ V}$ ,  $T_J = 25^{\circ}\text{C}$  (unless otherwise noted)

#### power switch

PARAMETER	TEST CONDITIONS†	TPS2010Y, TPS2011Y TPS2012Y, TPS2013Y	UNIT
	1_0.00.10.10.10	MIN TYP MAX	
	$V_{I(IN)} = 5.5 V,$	75	
On atota registance	$V_{I(IN)} = 4.5 V,$	80	mΩ
On-state resistance	$V_{I(IN)} = 3 V$	120	
	$V_{I(IN)} = 2.7 \text{ V},$	140	
Output leakage current	$\overline{EN} = V_{I(IN)}$	0.001	μΑ
Output rice time	$V_{I(IN)} = 5.5 \text{ V}, \qquad C_L = 1 \mu\text{F}$	4	ma
Output rise time	$V_{I(IN)} = 2.7 \text{ V}, \qquad C_L = 1 \mu F$	3.8	ms
Output fall time	$V_{I(IN)} = 5.5 \text{ V}, \qquad C_L = 1 \mu\text{F}$	3.9	
	$V_{I(IN)} = 2.7 \text{ V}, \qquad C_L = 1 \mu\text{F}$	3.5	ms

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

#### current limit

PARAMETER	TEST CONDITIONS†	TPS201 TPS201	UNIT		
		MIN	TYP	MAX	
Short-circuit current	V <sub>I(IN)</sub> = 5.5 V, OUT connected to GND, Device enabled into short circuit		0.4		А

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

# supply current

PARAMETER	TEST CONDITIONS	TPS2010 TPS2012	UNIT		
111111111111111111111111111111111111111		MIN	TYP	MAX	
Supply current, low-level output	$\overline{EN} = V_{I(IN)}$	(	0.015		μΑ
Supply current, high-level output	<u>EN</u> = 0 V		73		μΑ






Figure 1. Propagation Delay and Rise Time With 1- $\mu$ F Load,  $V_{I(IN)}$  = 5.5 V




Figure 3. Propagation Delay and Rise Time With 1- $\mu$ F Load,  $V_{I(IN)}$  = 2.7 V




Figure 2. Propagation Delay and Fall Time With 1- $\mu$ F Load, V<sub>I(IN)</sub> = 5.5 V




Figure 4. Propagation Delay and Fall Time With 1- $\mu$ F Load,  $V_{I(IN)}$  = 2.7 V




Figure 5. TPS2010, Short-Circuit Current. Short is Applied to Enabled Device,  $V_{I(IN)} = 5.5 \text{ V}$ 




Figure 7. TPS2012, Short-Circuit Current. Short is Applied to Enabled Device,  $V_{I(IN)} = 5.5 \text{ V}$ 




Figure 6. TPS2011, Short-Circuit Current. Short is Applied to Enabled Device,  $V_{I(IN)} = 5.5 \text{ V}$ 




Figure 8. TPS2013 – Short-Circuit Current. Short is Applied to Enabled Device,  $V_{I(IN)} = 5.5 \text{ V}$ 




Figure 9. TPS2010 – Threshold Current,  $V_{I(IN)} = 5.5 \text{ V}$ 




Figure 11. TPS2012 – Threshold Current,  $V_{I(IN)} = 5.5 \text{ V}$ 




Figure 10. TPS2011 – Threshold Current,  $V_{I(IN)} = 5.5 \text{ V}$ 




Figure 12. TPS2013 – Threshold Current,  $V_{I(IN)}$  = 5.5 V




Figure 13. Turned-On (Enabled) Into Short Circuit,  $V_{I(IN)} = 5.5 \text{ V}$ 









Figure 14. Test Circuit and Voltage Waveforms





























# INPUT VOLTAGE TO OUTPUT VOLTAGE **INPUT VOLTAGE** 0.25 $V_I$ to $V_O$ – Input Voltage to Output Voltage – V0.2 0.15 I<sub>O</sub> = 1.5 A 0.1 I<sub>O</sub> = 1 A I<sub>O</sub> = 600 mA 0.05 I<sub>O</sub> = 200 mA 3 4 5 5.5 2.5 4.5 V<sub>I</sub> - Input Voltage - V Figure 25







# **APPLICATION INFORMATION**




Figure 29. Typical Application

# power supply considerations

The TPS201x family has multiple inputs and outputs, which must be connected in parallel to minimize voltage drop and prevent unnecessary power dissipation.

A 0.047- $\mu F$  to 0.1- $\mu F$  ceramic bypass capacitor between IN and GND, close to the device, is recommended. A high-value electrolytic capacitor is also desirable when the output load is heavy or has large paralleled capacitors. Bypassing the output with a 0.1- $\mu F$  ceramic capacitor improves the immunity of the device to electrostatic discharge (ESD).



#### **APPLICATION INFORMATION**

#### overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike sense resistors and polyfuses, sense FETs do not increase series resistance to the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Shutdown only occurs if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 30). The TPS201x senses the short and immediately switches into a constant-current output.

Under the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents flow for a short time before the current-limit circuit can react (see Figures 5, 6, 7, and 8). After the current-limit circuit has tripped, the device limits normally.

Under the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached (see Figures 9, 10, 11, and 12). The TPS201x family is capable of delivering currents up to the current-limit threshold without damage. Once the threshold has been reached, the device switches into its constant-current mode.




Figure 30. Turned-On (Enabled) Into Short Circuit,  $V_{I(IN)} = 5.5 \text{ V}$ 



#### APPLICATION INFORMATION

#### power dissipation and junction temperature

The low on resistance of the N-channel MOSFET allows small surface-mount packages, such as SOIC or TSSOP to pass large currents. The thermal resistances of these packages are high compared to that of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find  $r_{on}$  at the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{on}$  from Figure 23. Next calculate the power dissipation using:

$$P_D = r_{on} \times I^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 $T_A$  = Ambient temperature

 $R_{\theta,JA}$  = Thermal resistance SOIC = 172°C/W, TSSOP = 179°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

#### thermal protection

Thermal protection is provided to prevent damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The faults force the TPS201x into its constant current mode, which causes the voltage across the high-side switch to increase; under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to dangerously high levels. The protection circuit senses the junction temperature of the switch and shuts it off. The switch remains off until the junction has dropped approximately 20°C. The switch continues to cycle in this manner until the load fault or input power is removed.

#### **ESD** protection

All TPS201x terminals incorporate ESD-protection circuitry designed to withstand a 6-kV human-body-model discharge as defined in MIL-STD-883C. Additionally, the output is protected from discharges up to 12 kV.



28-Aug-2010

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS2010D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2010DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2010DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2010DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2010PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	Replaced by TPS2010PWR
TPS2010PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2010PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2011D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2011DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2011DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2011DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2011PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	
TPS2012D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2012DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2012DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2012DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2012PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	
TPS2013D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples





www.ti.com 28-Aug-2010

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS2013DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2013DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2013DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2013PWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 30-Jul-2010


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

All ultriensions are normin	iai											
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2010DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2010PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS2011DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2012DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2013DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



30-Jul-2010 www.ti.com



\*All dimensions are nominal

7 til diffictionolis are florilitar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2010DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2010PWR	TSSOP	PW	14	2000	346.0	346.0	29.0
TPS2011DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2012DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2013DR	SOIC	D	8	2500	340.5	338.1	20.6

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Applications Amplifiers** amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com **Energy** www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

