

TPS2110A TPS2111A

SBVS043A - MARCH 2004 - REVISED MARCH 2010

AUTOSWITCHING POWER MUX

Check for Samples: TPS2110A, TPS2111A

FEATURES


- Two-Input, One-Output Power Multiplexer with Low r_{DS(on)} Switches:
 - 84 mΩ Typ (TPS2111A)
 - 120 mΩ Typ (TPS2110A)
- Reverse and Cross-Conduction Blocking
- Wide Operating Voltage Range: 2.8 V to 5.5 V
- Low Standby Current: 0.5 μA Typ
- Low Operating Current: 55 μA Typ
- Adjustable Current Limit
- Controlled Output Voltage Transition Time: Limits Inrush Current Minimizes Output Voltage Hold-Up Capacitance
- CMOS- and TTL-Compatible Control Inputs
- Manual and Auto-Switching Operating Modes
- Thermal Shutdown
- Available in a TSSOP-8 Package

APPLICATIONS

- PCs
- PDAs
- Digital Cameras
- Modems
- Cell Phones
- Digital Radios
- MP3 Players

DESCRIPTION

The TPS211xA family of power multiplexers enables seamless transition between two power supplies, such as a battery and a wall adapter, each operating at 2.8 V to 5.5 V and delivering up to 1 A. The TPS211xA family includes extensive protection circuitry, including user-programmable current limiting, thermal protection, inrush current control, seamless supply transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.



TYPICAL APPLICATION

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

TPS2110A TPS2111A



INSTRUMENTS

EXAS

Copyright © 2004 2010 Texas Instruments Incorporated

SBVS043A-MARCH 2004-REVISED MARCH 2010

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

		AVA	LABLE OPT	IONS			
FEATU	JRE	TPS2110A	TPS2111A	TPS2112A	TPS2113A	TPS2114A	TPS2115A
Current Limit Adjustmen	t Range	0.31 A to 0.75 A	0.63 A to 1.25 A	0.31 A to 0.75 A	0.63 A to 1.25 A	0.31 A to 0.75 A	0.63 A to 1.25 A
Manual		Yes	Yes	No	No	Yes	Yes
Switching Modes	Automatic	Yes	Yes	Yes	Yes	Yes	Yes
Switch Status Output		No	No	Yes	Yes	Yes	Yes

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	ORDERING NUMBER	PACKAGE MARKING
−40°C to 85°C		TPS2110APW	2110A
-40 C 10 85 C	TSSOP-8 (PW)	TPS2111APW	2111A

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over recommended operating junction temperature range, unless otherwise noted.

			TPS2110A, TPS2111A	UNIT
Input voltage range at pins IN1, IN2, D0, D1, VSNS, ILIM ⁽²⁾			-0.3 to 6	V
Output voltage range, V _{O(OUT)} ⁽²⁾			-0.3 to 6	V
	TPS2110A	0.9	٨	
Continuous output current, I _O		TPS2111A	1.5	A
Continu	ous total power dissipation	n	See Dissipation Ratir	ngs table
Operatir	ng virtual junction tempera	ature range, T _J	Internally Limit	ed
	Human body model (HE	BM)	2	kV
ESD Charged device model (CDM)		(CDM)	500	V

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to GND. (2)

Submit Documentation Feedback

DISSIPATION RATINGS

PACKAGE	DERATING FACTOR	T _A ≤ 25°C POWER	T _A = 70°C POWER	T _A = 85°C POWER
	ABOVE T _A = 25°C	RATING	RATING	RATING
TSSOP-8 (PW)	3.9 mW/°C	387 mW	213 mW	155 mW

Pro UC F Ide Lin (s): *[P.2110A* 7*PS211 A*



RECOMMENDED OPERATING CONDITIONS

		TPS211	TPS2110A, TPS2111A	
		MIN	NOM MAX	UNIT
Innut voltage at IN1. V	V _{I(IN2)} ≥ 2.8 V	1.5	5.5	V
Input voltage at IN1, $V_{I(IN1)}$	V _{I(IN2)} < 2.8 V	2.8	5.5	v
Input voltage et INO V	V _{I(IN1)} ≥ 2.8 V	1.5	5.5	- V
Input voltage at IN2, $V_{I(IN2)}$	V _{I(IN1)} < 2.8 V	2.8	5.5	
Input voltage: V _{I(DO)} , V _{I(D1)} , V _{I(VSNS)}		0	5.5	V
Current limit adjustment renge	TPS2110A	0.31	0.75	
Current limit adjustment range, $I_{O(OUT)}$	TPS2111A	0.63	1.25	A
Operating virtual junction temperature, TJ		-40	125	°C

ELECTRICAL CHARACTERISTICS: Power Switch

Over recommended operating junction temperature, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

				TF	S2110A		TF	S2111A		
PARAMETER TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
			$V_{I(IN1)} = V_{I(IN2)} = 5.0 V$		120	140		84	110	
Drain-source	T.	$T_J = 25^{\circ}C,$ $I_I = 500 \text{ mA}$	$V_{I(IN1)} = V_{I(IN2)} = 3.3 V$		120	140		84	110	mΩ
on-state	r (1)		$V_{I(IN1)} = V_{I(IN2)} = 2.8 V$		120	140		84	110	
resistance (INx-OUT)	$T = 125^{\circ}C$		$V_{I(IN1)} = V_{I(IN2)} = 5.0 V$			220			150	
(INX-001)		$V_{I(IN1)} = V_{I(IN2)} = 3.3 V$			220			150	mΩ	
			$V_{I(IN1)} = V_{I(IN2)} = 2.8 V$			220			150	

(1) The TPS211xA can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case, the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.

ELECTRICAL CHARACTERISTICS

Over recommended operating junction temperature, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

			TPS211	0A, TPS211 ⁻	1A		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LOGIC INPUTS (D0 AND	D1)	· · · ·					
High-level input voltage	V _{IH}		2			V	
Low-level input voltage	V _{IL}				0.7	V	
lanut sumant at D0 an D1		D0 or D1 = High, sink current			1	^	
Input current at D0 or D1		D0 or D1 = Low, source current	0.5	1.4	5	μA	
SUPPLY AND LEAKAGE	CURRENTS						
		D1 = High, D0 = Low (IN1 active), $V_{I(IN2)} = 3.3 \text{ V}$		55	90	μΑ	
Supply current from IN1 (o	perating)	D1 = High, D0 = Low (IN1 active), $V_{I(IN1)} = 3.3 V$		1	12		
		$D0 = D1 = Low (IN2 active), V_{I(IN2)} = 3.3 V$			75		
		$D0 = D1 = Low (IN2 active), V_{I(IN1)} = 3.3 V$			1		
		D1 = High, D0 = Low (IN1 active), $V_{I(IN2)} = 3.3 \text{ V}$			1		
Supply current from IN2 (operating)		D1 = High, D0 = Low (IN1 active), $V_{I(IN1)} = 3.3 \text{ V}$			75	μA	
		$D0 = D1 = Low (IN2 active), V_{I(IN2)} = 3.3 V$		1	12	1	
		$D0 = D1 = Low (IN2 active), V_{I(IN1)} = 3.3 V$		55	90		

Pro u F Ide Lin (s): P. 2110A 785/11 A

SBVS043A-MARCH 2004-REVISED MARCH 2010



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating junction temperature, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

PARAMETER				0A, TPS211		
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY AND LEAKAGE	CURRENTS, cor					
Quiescent current from IN1	(standby)	$D0 = D1 = High (inactive), V_{I(IN2)} = 3.3 V$		0.5	2	μA
		$D0 = D1 = High (inactive), V_{I(IN1)} = 3.3 V$			1	
Quiescent current from IN2	(standbv)	$D0 = D1 = High (inactive), V_{I(IN2)} = 3.3 V$			1	μA
	,	$D0 = D1 = High (inactive), V_{I(IN1)} = 3.3 V$		0.5	2	
Forward leakage current fro (measured from OUT to GN		$\begin{array}{l} \text{D0} = \text{D1} = \text{High (inactive), IN2 open, } V_{\text{O(OUT)}} \\ = 0 \text{ V (shorted), } T_{\text{J}} = 25^{\circ}\text{C} \end{array}$		0.1	5	μA
Forward leakage current fro (measured from OUT to GN		D0 = D1 = High (inactive), IN1 open, $V_{O(OUT)}$ = 0 V (shorted), T_J = 25°C		0.1	5	μA
Reverse leakage current to from INx to GND)	INx (measured	$ \begin{array}{l} D0 = D1 = High \ (inactive), \ V_{I(INx)} = 0 \ V, \\ V_{O(OUT)} = 5.5 \ V, \ T_J = 25^\circ C \end{array} $		0.3	5	μA
CURRENT LIMIT CIRCUIT						
	TD004404	R _{ILIM} = 400 Ω	0.51	0.63	0.80	
Ourseast list's and	TPS2110A	R _{ILIM} = 700 Ω	0.30	0.36	0.50	A
Current limit accuracy	TDOOLLA	R _{ILIM} = 400 Ω	0.95	1.25	1.56	
	TPS2111A	R _{ILIM} = 700 Ω	0.47	0.71	0.99	A
Current limit settling time	t _d	Time for short-circuit output current to settle within 10% of its steady state value.		1		ms
Input current at ILIM		V _{I(ILIM)} = 0 V, I _{O(OUT)} = 0 A	-15		0	μA
VSNS COMPARATOR						
VSNS threshold voltage		V _{I(VSNS)} ↑	0.78	0.80	0.82	
		V _{I(VSNS)} ↓	0.735	0.755	0.775	V
VSNS comparator hysteresi	s		30		60	mV
Deglitch of VSNS comparat	or (both $\uparrow \downarrow$)		90	150	220	μS
Input current		$0 \text{ V} \le \text{V}_{I(\text{VSNS})} \le 5.5 \text{ V}$	-1		1	μA
UVLO						
		Falling edge	1.15	1.25		
IN1 and IN2 UVLO		Rising edge		1.30	1.35	V
IN1 and IN2 UVLO hysteres	sis		30	57	65	mV
Internal VDD UVLO		Falling edge	2.4	2.53		
(the higher of IN1 and IN2)		Rising edge		2.58	2.8	V
Internal V _{DD} UVLO hysteres	sis		30	50	75	mV
UVLO deglitch for IN1, IN2		Falling edge		110		μS
REVERSE CONDUCTION	BLOCKING	· · · · · ·				
Minimum output-to-input voltage difference to block switching	$\Delta V_{O(I_block)}$	$\begin{array}{l} D0 = D1 = high, V_{l(INx)} = 3.3 \ V. \ Connect \ OUT \\ to \ a 5-V \ supply \ through \ a \ series \ 1-k\Omega \ resistor. \\ Let \ D0 = low. \ Slowly \ decrease \ the \ supply \\ voltage \ until \ OUT \ connects \ to \ IN1. \end{array}$	80	100	120	mV
THERMAL SHUTDOWN		· ·			I	
Thermal shutdown threshold	b	TPS211xA is in current limit.	135			°C
Recovery from thermal shut	down	TPS211xA is in current limit.	125			°C
Hysteresis				10		°C
IN2-IN1 COMPARATORS						
Hysteresis of IN2-IN1 comp	parator		0.1		0.2	V
Deglitch of IN2–IN1 comparator (both $\uparrow \downarrow$)			10	20	50	μS

Pro U F Ide Lin (s): P 2110A 7 52 11 A

4

Copyright © 2004_2010 Texas Instruments Incorporated



SBVS043A-MARCH 2004-REVISED MARCH 2010

www.ti.com

SWITCHING CHARACTERISTICS

Over recommended operating junction temperature, $V_{I(IN1)} = V_{I(IN2)} = 5.5$ V, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

			TF	TPS2110A			TPS2111A			
Р	ARAMETER	TEST CO	NDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
t _R	Output rise time from an enable	$V_{I(IN1)} = V_{I(IN2)} = 5 V$	$\begin{array}{l} T_J = 25^\circ C,\\ C_L = 1 \ \mu F,\\ I_L = 500 \ \text{mA}; \ \text{see}\\ \hline \text{Figure 1(a)}. \end{array}$	0.5	1.0	1.5	1	1.8	3	ms
t _F	Output fall time from a disable	$V_{I(IN1)} = V_{I(IN2)} = 5 V$	$\begin{array}{l} T_J = 25^\circ C,\\ C_L = 1 \ \mu F,\\ I_L = 500 \ \text{mA}; \ \text{see}\\ \hline \text{Figure 1(a)}. \end{array}$	0.35	0.5	0.7	0.5	1	2	ms
		IN1 to IN2 transition, $V_{I(IN1)} = 3.3 V$, $V_{I(IN2)} = 5 V$	$T_J = 125^{\circ}C,$ $C_L = 10 \ \mu F,$ $I_L = 500 \ mA;$		40	60		40	60	
t _T	Transition time	IN2 to IN1 transition, $V_{I(IN1)} = 5 V$, $V_{I(IN2)} = 3.3 V$	measure transition time as 10% to 90% rise time or from 3.4 V to 4.8 V on $V_{O(OUT)}$. See Figure 1(b).		40	60		40	60	μS
t _{PLH1}	Turn-on propagation delay from an enable	$\label{eq:VI(IN1)} \begin{split} V_{I(IN1)} &= VI_{(IN2)} = 5 \ V \\ Measured from \\ enable to 10\% \ of \\ V_{O(OUT)} \end{split}$	$\begin{array}{l} T_{J} = 25^{\circ}C, \\ C_{L} = 10 \ \mu\text{F}, \\ I_{L} = 500 \ \text{mA}; \text{see} \\ \hline \text{Figure 1(a)}. \end{array}$		0.5			1		ms
t _{PHL1}	Turn-off propagation delay from a disable	$\label{eq:VI(IN1)} \begin{array}{l} VI_{(IN2)} = 5 \ V \\ \mbox{Measured from} \\ \mbox{disable to } 90\% of \\ \mbox{V}_{O(OUT)} \end{array}$	$\begin{array}{l} T_{J} = 25^{\circ}C, \\ C_{L} = 10 \ \mu\text{F}, \\ I_{L} = 500 \ \text{mA}; \text{see} \\ \hline \text{Figure 1(a)}. \end{array}$		3			5		ms
t _{PLH2}	Switch-over rising propagation delay	$\begin{array}{l} \mbox{Logic 1 to Logic 0} \\ \mbox{transition on D1,} \\ \mbox{V}_{I(N1)} = 1.5 \ V, \\ \mbox{V}_{I(N2)} = 5 \ V, \\ \mbox{V}_{I(D0)} = 0 \ V, \\ \mbox{Measured from D1 to} \\ \mbox{10\% of V}_{O(OUT)} \end{array}$	$\begin{array}{l} T_{J} = 25^{\circ}C, \\ C_{L} = 10 \ \mu\text{F}, \\ I_{L} = 500 \ \text{mA}; \ \text{see} \\ Figure \ 1(c). \end{array}$		40	100		40	100	μS
t _{PHL2}	Switch-over falling propagation delay	$\begin{array}{l} \mbox{Logic 0 to Logic 1} \\ \mbox{transition on D1,} \\ \mbox{V}_{I(N1)} = 1.5 \ V, \\ \mbox{V}_{I(N2)} = 5 \ V, \\ \mbox{V}_{I(D0)} = 0 \ V, \\ \mbox{Measured from D1 to} \\ \mbox{90\% of V}_{O(OUT)} \end{array}$	$\begin{array}{l} T_{\rm J} = 25^{\circ} C, \\ C_{\rm L} = 10 \ \mu F, \\ I_{\rm L} = 500 \ \text{mA; see} \\ Figure \ 1(c). \end{array}$	2	3	10	2	5	10	ms

Pro ut Fulde Links): P.2110A 785211 A


SBVS043A - MARCH 2004 - REVISED MARCH 2010



www.ti.com

PARAMETER MEASUREMENT INFORMATION

TIMING WAVEFORMS






Figure 1. Propagation Delays and Transition Timing Waveforms



SBVS043A-MARCH 2004-REVISED MARCH 2010

DEVICE INFORMATION

TRUTH TABLE

D1	D0	$V_{I(VSNS)} > 0.8 V^{(1)}$	$V_{I(IN2)} > V_{I(IN1)}$	OUT ⁽²⁾
0	0	X	X	IN2
0	1	Yes	X	IN1
0	1	No	No	IN1
0	1	No	Yes	IN2
1	0	Х	X	IN1
1	1	Х	Х	Hi-Z

(1) X = Don't care.

(2) The undervoltage lockout circuit causes the output to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal V_{DD} UVLO.






Table 1. TERMINAL FUNCTION

TERM	IINAL		
NAME	NO.	I/O	DESCRIPTION
D0	1	Ι	TTL- and CMOS-compatible input pins. Each pin has a 1- μ A pull-up. The Truth Table
D1	2	I	illustrates the functionality of D0 and D1.
GND	5	Power	Ground
IN1	8	I	Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal V_{DD} UVLO.
IN2	6	I	Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal V_{DD} UVLO.
ILIM	4	I	A resistor (R_{ILIM}) from ILIM to GND sets the current limit I _L to 250/ R_{ILIM} and 500/ R_{ILIM} for the TPS2110A and TPS2111A, respectively.
OUT	7	0	Power switch output
VSNS	3	I	In the auto-switching mode (D0 = 1, D1 = 0), an internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V. Otherwise, the FET connects OUT to the higher of IN1 and IN2. The Truth Table illustrates the functionality of VSNS.

Pro u F Ide Lin (s): P. 2110A 785211 A


Copyright © 2004–2010, Texas Instruments Incorporated

7

www.ti.com

SBVS043A-MARCH 2004-REVISED MARCH 2010

FUNCTIONAL BLOCK DIAGRAM







SBVS043A - MARCH 2004 - REVISED MARCH 2010

www.ti.com


TYPICAL CHARACTERISTICS





Output Switchover Response Test Circuit

Figure 2.






Figure 3.

F Ide Lin (s): *[P.2110A* 7PS211)A

Pro ut


Copyright © 2004–2010, Texas Instruments Incorporated

10

Texas Instruments

www.ti.com

SBVS043A-MARCH 2004-REVISED MARCH 2010








SBVS043A - MARCH 2004 - REVISED MARCH 2010





Output Switchover Voltage Droop Test Circuit

Figure 5.

www.ti.com

SBVS043A-MARCH 2004-REVISED MARCH 2010





Figure 6.








Output Capacitor Inrush Current Test Circuit

Figure 7.

Copyright © 2004_2010 Texas Instruments Incorporated

SBVS043A-MARCH 2004-REVISED MARCH 2010

www.ti.com




Prout F Ide Lin (s): P. 2110A TES 11 A

14



SBVS043A-MARCH 2004-REVISED MARCH 2010

www.ti.com



Copyright © 2004–2010, Texas Instruments Incorporated Pro UP Filde Lin (s): P.2110A 1652 11 A

www.ti.com

SBVS043A - MARCH 2004 - REVISED MARCH 2010

APPLICATION INFORMATION

Some applications have two energy sources, one of which should be used in preference to another. Figure 14 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified value. Once the voltage on IN1 falls below this value, the TPS211xA will select the higher of the two supplies. This usually means that the TPS211xA will swap to IN2.




Figure 14. Auto-Selecting for a Dual Power-Supply Application

In Figure 15, the multiplexer selects between two power supplies based upon the EN1 logic signal. OUT connects to IN1 if EN1 is logic '1'; otherwise, OUT connects to IN2. The logic thresholds for the D1 terminal are compatible with both TTL and CMOS logic.




Figure 15. Manually Switching Power Sources

F Ide Lin (s): P. 2110A 7

u



DETAILED DESCRIPTION

AUTO-SWITCHING MODE

D0 equal to logic '1' and D1 equal to logic '0' selects the auto-switching mode. In this mode, OUT connects to IN1 if $V_{I(VSNS)}$ is greater than 0.8 V; otherwise, OUT connects to the higher of IN1 and IN2.

The VSNS terminal includes hysteresis equal to 3.75% to 7.5% of the threshold selected for transition from the primary supply to the higher of the two supplies. This hysteresis helps avoid repeated switching from one supply to the other due to resistive drops.

MANUAL SWITCHING MODE

D0 equal to logic '0' selects the manual-switching mode. In this mode, OUT connects to IN1 if D1 is equal to logic '1'; otherwise, OUT connects to IN2.

N-CHANNEL MOSFETs

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

CROSS-CONDUCTION BLOCKING

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

REVERSE-CONDUCTION BLOCKING

When the TPS211xA switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS211xA will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

CHARGE PUMP

The higher of supplies IN1 and IN2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

CURRENT LIMITING

A resistor R_{ILIM} from ILIM to GND sets the current limit to 250/ R_{ILIM} and 500/ R_{ILIM} for the TPS2110A and TPS2111A, respectively. Setting resistor R_{ILIM} equal to zero is not recommended as that disables current limiting.

OUTPUT VOLTAGE SLEW-RATE CONTROL

The TPS211xA slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see the Truth Table). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues—like pit the connector power contacts, when hot-plugging a load such as a PCI card. The TPS211xA slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.

Fulde Lin (s): P. 2110A 7PS211A

TPS2110A

Copyright © 2004–2010, Texas Instruments Incorporated

18

SBVS043A-MARCH 2004-REVISED MARCH 2010



www.ti.com

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Original (March, 2004) to Revision A						
•	Updated document to current format	1					
•	Deleted package information from Available Options table	2					
•	Revised Ordering Information table	2					
•	Deleted <i>lead temperature</i> and <i>storage temperature</i> specifications from, added <i>electrostatic discharge</i> specifications to Absolute Maximum Ratings table; changed <i>operating virtual junction temperature</i> specification; deleted <i>ESD Protection</i> table	2					
•	Updated conditions for Electrical Characteristics	3					
•	Deleted footnote 1 for Electrical Characteristics table	3					
•	Deleted footnote 1 for Switching Characteristics table	5					

PACKAGING INFORMATION

RUMENTS

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2110APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2110APWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2110APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2110APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2111APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2111APWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2111APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2111APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

 $^{(1)}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2110APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS2111APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com

PACKAGE MATERIALS INFORMATION

15-Feb-2010



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2110APWR	TSSOP	PW	8	2000	346.0	346.0	29.0
TPS2111APWR	TSSOP	PW	8	2000	346.0	346.0	29.0


MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated