

TPS2112A TPS2113A

SBVS045B-MARCH 2004-REVISED MARCH 2010

AUTOSWITCHING POWER MUX

Check for Samples: TPS2112A, TPS2113A

FEATURES

- Two-Input, One-Output Power Multiplexer with Low r_{DS(on)} Switches:
 - 84 mΩ Typ (TPS2113A)
 - 120 mΩ Typ (TPS2112A)
- Reverse and Cross-Conduction Blocking
- Wide Operating Voltage: 2.8 V to 5.5 V
- Low Standby Current: 0.5 μA Typ
- Low Operating Current: 55 μA Typ
- Adjustable Current Limit
- Controlled Output Voltage Transition Time:
 - Limits Inrush Current
 - Minimizes Output Voltage Hold-Up Capacitance
- CMOS- and TTL-Compatible Control Inputs
- Auto-Switching Operating Mode
- Thermal Shutdown
- Available in TSSOP-8 and 3mm x 3mm SON-8 Packages

APPLICATIONS


- PCs
- PDAs
- Digital Cameras
- Modems
- Cell Phones
- Digital Radios
- MP3 Players

DESCRIPTION

The TPS211xA family of power multiplexers enables seamless transition between two power supplies, such as a battery and a wall adapter, each operating at 2.8 V to 5.5 V and delivering up to 1 A. The TPS211xA family includes extensive protection circuitry, including user-programmable current limiting, thermal protection, inrush current control, supply seamless transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.

Copyright © 2004_2010_Texas Instruments Incorporated

TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

the terr

of the

Texas es not

PRODUCTION DATA information is current as of publication_date

Products conform to specifications per Instruments standard warranty. Pro to necessarily include testing of all parameter

TPS2112A TPS2113A

SBVS045B-MARCH 2004-REVISED MARCH 2010



NSTRUMENTS

XAS

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

		AVA	LABLE OPT	IONS			
FEATU	JRE	TPS2110A	TPS2111A	TPS2112A	TPS2113A	TPS2114A	TPS2115A
Current Limit Adjustmen	t Range	0.31 A to 0.75 A	0.63 A to 1.25 A	0.31 A to 0.75 A	0.63 A to 1.25 A	0.31 A to 0.75 A	0.63 A to 1.25 A
Switching Modeo	Manual	Yes	Yes	No	No	Yes	Yes
Switching Modes	Automatic	Yes	Yes	Yes	Yes	Yes	Yes
Switch Status Output		No	No	Yes	Yes	Yes	Yes

ORDERING INFORMATION⁽¹⁾

T _A	T _A PACKAGE		PACKAGE MARKING
		TPS2112APW	2112A
−40°C to +85°C	TSSOP-8 (PW)	TPS2113APW	2113A
	SON-8 (DRB)	TPS2113ADRB	PTOI

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI (1) web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over recommended junction temperature range, unless otherwise noted.

			TPS2112A, TPS2113A	UNIT
Input vo	Input voltage range at pins IN1, IN2, EN, VSNS, ILIM ⁽²⁾		-0.3 to 6	V
Output	voltage range, V _{O(OUT)} , V _O	(STAT) ⁽²⁾	-0.3 to 6	V
Output s	sink current, I _{O(STAT)}		5	mA
		TPS2112A	0.9	А
Continu	ous output current, I _O	TPS2113A	1.5	А
Continu	ous total power dissipatior	I	See Dissipation Ra	tings table
Junctior	n temperature		Internally Lim	ited
	Human body model (HB	nan body model (HBM)		kV
ESD Charged device model (CDM)	500	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to GND. (2)

DISSIPATION RATINGS

PACKAGE	DERATING FACTOR ABOVE T _A = 25°C	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
TSSOP-8 (PW)	3.9 mW/°C	387 mW	213 mW	155 mW
SON-8 (DRB) ⁽¹⁾	25.0 mW/°C	2.50 mW	1.38 mW	1.0 W

Profuc Filde Lin (s): P. 2112A TPS2

(1) See TI application note SLMA002 for mounting recommendations.

2



RECOMMENDED OPERATING CONDITIONS

		TPS2112A, TPS2113A		
		MIN	NOM MAX	UNIT
Input voltage at IN1. V	V _{I(IN2)} ≥ 2.8 V	1.5	5.5	V
nput voltage at IN1, V _{I(IN1)}	V _{I(IN2)} < 2.8 V	2.8	5.5	v
Input voltage et IN2 V	V _{I(IN1)} ≥ 2.8 V	1.5	5.5	V
Input voltage at IN2, $V_{I(IN2)}$	V _{I(IN1)} < 2.8 V	2.8	5.5	v
Input voltage: V _{I(EN)} , V _{I(VSNS)}		0	5.5	V
Current limit eductment renge	TPS2112A	0.31	0.75	٨
Current limit adjustment range, $I_{O(OUT)}$	TPS2113A	0.63	1.25	A
Operating virtual junction temperature, T	J	-40	125	°C

ELECTRICAL CHARACTERISTICS: Power Switch

Over recommended operating junction temperature, $R_{ILIM} = 400 \Omega$, unless otherwise noted.

				TPS2112A		TPS2113A				
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
			$V_{I(IN1)} = V_{I(IN2)} = 5.0 V$		120	140		84	110	
Drain-source		$T_J = 25^{\circ}C,$ $I_L = 500 \text{ mA}$	$V_{I(IN1)} = V_{I(IN2)} = 3.3 V$		120	140		84	110	mΩ
on-state	r (1)		$V_{I(IN1)} = V_{I(IN2)} = 2.8 V$		120	140		84	110	
resistance (INx-OUT)	DS(on)		$V_{I(IN1)} = V_{I(IN2)} = 5.0 V$			220			150	
		T _J = 125°C, I _I = 500 mA	$V_{I(IN1)} = V_{I(IN2)} = 3.3 V$			220			150	mΩ
			$V_{I(IN1)} = V_{I(IN2)} = 2.8 V$			220			150	

(1) The TPS211xA can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case, the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.

ELECTRICAL CHARACTERISTICS

Over recommended operating junction temperature, $I_{O(OUT)} = 0$ A, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

			TPS2112	2A, TPS211:	3A		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LOGIC INPUTS (EN)							
High-level input voltage	V _{IH}		2			V	
Low-level input voltage	V _{IL}				0.7	V	
land the summer of		EN = High, sink current			1	^	
Input current		EN = Low, source current	0.5	1.4	5	μA	
SUPPLY AND LEAKAGE	CURRENTS		•				
		$\label{eq:VIVSNS} \begin{array}{l} V_{I(VSNS)} = 1.5 \ V, \ \overline{EN} = Low \ (IN1 \ active), \\ V_{I(IN1)} = 5.5 \ V, \ V_{I(IN2)} = 3.3 \ V \end{array}$		55	90		
Supply ourrent from IN4 (a	an a ratio a)	$\label{eq:VIVSNS} \begin{array}{l} V_{I(VSNS)} = 1.5 \ V, \ \overline{\text{EN}} = \text{Low} \ (\text{IN1 active}), \\ V_{I(\text{IN1})} = 3.3 \ V, \ V_{I(\text{IN2})} = 5.5 \ V, \end{array}$		1	12		
Supply current from IN1 (o	perating)		$V_{I(VSNS)} = 0 \text{ V}, \overline{EN} = \text{Low (IN2 active)}, V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}$		75	μA	
					1		
		$\label{eq:VIVSNS} \begin{array}{l} V_{I(VSNS)} = 1.5 \ V, \ \overline{\text{EN}} = \text{Low} \ (\text{IN1 active}), \\ V_{I(\text{IN1})} = 5.5 \ V, \ V_{I(\text{IN2})} = 3.3 \ V \end{array}$			1		
Quere la compart from INIQ (o		$\label{eq:VIVSNS} \begin{array}{l} V_{I(VSNS)} = 1.5 \ V, \ \overline{\text{EN}} = \text{Low (IN1 active)}, \\ V_{I(IN1)} = 3.3 \ V, \ V_{I(IN2)} = 5.5 \ V \end{array}$			75	•	
Supply current from IN2 (o	perating)			1	12	μA	
				55	90		

SBVS045B-MARCH 2004-REVISED MARCH 2010



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating junction temperature, $I_{O(OUT)} = 0$ A, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

			TPS211	2A, TPS211	3A		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY AND LEAKAGE	CURRENTS, Cor	ntinued					
	($\label{eq:linear} \overline{\text{EN}} = \text{High (inactive)}, \ \text{V}_{\text{I(IN1)}} = 5.5 \ \text{V}, \\ \text{V}_{\text{I(IN2)}} = 3.3 \ \text{V}$		0.5	2	•	
Quiescent current from IN1 (standby)		$\overline{\text{EN}}$ = High (inactive), V _{I(IN1)} = 3.3 V, V _{I(IN2)} = 5.5 V			1	μA	
		$\overline{EN} = \text{High (inactive)}, V_{I(IN1)} = 5.5 \text{ V}, \\ V_{I(IN2)} = 3.3 \text{ V}$			1	•	
Quiescent current from IN2	(standby)	$\label{eq:VIIIN2} \begin{split} \overline{\text{EN}} &= \text{High (inactive)}, \ \text{V}_{\text{I(IN1)}} = 3.3 \ \text{V}, \\ \text{V}_{\text{I(IN2)}} &= 5.5 \ \text{V} \end{split}$		0.5	2	μA	
Forward leakage current fro (measured from OUT to GN		$\label{eq:linear} \begin{array}{l} \overline{\text{EN}} = \text{High (inactive)}, \ V_{1(\text{IN1})} = 5.5 \ \text{V}, \ \text{IN2 open}, \\ V_{O(\text{OUT})} = 0 \ \text{V (shorted)}, \ T_J = 25^{\circ}\text{C} \end{array}$		0.1	5	μA	
Forward leakage current fro (measured from OUT to GN		$\label{eq:linear} \begin{array}{l} \overline{\text{EN}} = \text{High (inactive)}, \ V_{1(\text{IN2})} = 5.5 \ \text{V}, \ \text{IN1 open}, \\ V_{O(\text{OUT})} = 0 \ \text{V (shorted)}, \ T_J = 25^{\circ}\text{C} \end{array}$		0.1	5	μA	
Reverse leakage current to from INx to GND)	INx (measured	$\label{eq:expansion} \begin{array}{l} \overline{\text{EN}} = \text{High (inactive)}, \ \text{V}_{\text{I(INx)}} = 0 \ \text{V}, \\ \text{V}_{\text{O(OUT)}} = 5.5 \ \text{V}, \ \text{T}_{\text{J}} = 25^{\circ}\text{C} \end{array}$		0.3	5	μA	
STAT OUTPUT							
Leakage current		$V_{O(STAT)} = 5.5 V$		0.01	1	μA	
Saturation voltage		$I_{I(STAT)} = 2 \text{ mA}$, IN1 switch is on		0.13	0.4	V	
Deglitch time (falling edge of	only)			150		μS	
CURRENT LIMIT CIRCUIT							
	TPS2112A	$R_{ILIM} = 400 \ \Omega$	0.51	0.63	0.80	- A - A	
Current limit coourcou	1P52112A	R _{ILIM} = 700 Ω	0.30	0.36	0.50		
Current limit accuracy	TPS2113A	$R_{ILIM} = 400 \ \Omega$	0.95	1.25	1.56		
	1P52113A	R _{ILIM} = 700 Ω	0.47	0.71	0.99		
Current limit settling time	t _d	Time for short-circuit output current to settle within 10% of its steady state value.		1		ms	
Input current at ILIM		$V_{I(ILIM)} = 0 V$	-15		0	μA	
VSNS COMPARATOR							
VCNC thread and walters		V _{I(VSNS)} ↑	0.78	0.80	0.82		
VSNS threshold voltage		V _{I(VSNS)} ↓	0.735	0.755	0.775	V	
VSNS comparator hysteres	is		30		60	mV	
Deglitch of VSNS comparat	or (both $\uparrow \downarrow$)		90	150	220	μS	
Input current		$0 \text{ V} \le \text{V}_{I(\text{VSNS})} \le 5.5 \text{ V}$	-1		1	μA	
UVLO		· · · · · · · · · · · · · · · · · · ·					
		Falling edge	1.15	1.25			
IN1 and IN2 UVLO		Rising edge		1.30	1.35	V	
IN1 and IN2 UVLO hysteres	sis		30	57	65	mV	
Internal V _{DD} UVLO (the high	her of IN1 and	Falling edge	2.4	2.53			
IN2)		Rising edge		2.58	2.8	V	
Internal V _{DD} UVLO hysteres	sis	-	30	50	75	mV	
UVLO deglitch for IN1, IN2		Falling edge		110		μS	

Proug Filde Lin (s): P12112A 185111 A

4



SBVS045B-MARCH 2004-REVISED MARCH 2010

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating junction temperature, $I_{O(OUT)} = 0$ A, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

			TPS211	2A, TPS211	BA	
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
REVERSE CONDUCTION E	BLOCKING					
Minimum output-to-input voltage difference to block switching	$\Delta V_{O(I_{block})}$	$\label{eq:transform} \begin{array}{ c c c c c c } \hline \overline{EN} = high, \ V_{I(IN1)} = 3.3 \ V \ and \ V_{I(IN2)} = V_{I(VSNS)} \\ = 0 \ V. \ Connect \ OUT \ to \ a \ 5-V \ supply \ through \\ a \ series \ 1-k\Omega \ resistor. \ Let \ \overline{EN} = low. \ Slowly \\ decrease \ the \ supply \ voltage \ until \ OUT \\ connects \ to \ IN1. \end{array}$	80	100	120	mV
THERMAL SHUTDOWN						
Thermal shutdown threshold	1	TPS211xA is in current limit.	135			°C
Recovery from thermal shut	down	TPS211xA is in current limit.	125			°C
Hysteresis				10		°C
IN2-IN1 COMPARATORS						
Hysteresis of IN2-IN1 comp	arator		0.1		0.2	V
Deglitch of IN2-IN1 compare	ator (both $\uparrow \downarrow$)		10	20	50	μS

SWITCHING CHARACTERISTICS

Over recommended operating junction temperature, $V_{I(IN1)} = V_{I(IN2)} = 5.5$ V, and $R_{ILIM} = 400 \Omega$, unless otherwise noted.

				TPS2112A			TPS2113A			
Р	ARAMETER	TEST CON	DITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
t _R	Output rise time from an enable		$\label{eq:constraint} \begin{array}{l} T_J = 25^\circ C,\\ C_L = 1 \ \mu F,\\ I_L = 500 \ m A; \ see\\ \hline Figure \ 1(a). \end{array}$	0.5	1.0	1.5	1	1.8	3	ms
t _F	Output fall time from a disable		$ \begin{array}{l} T_J = 25^\circ C, \\ C_L = 1 \ \mu F, \\ I_L = 500 \ m A; \ see \\ Figure \ 1(a). \end{array} $	0.35	0.5	0.7	0.5	1	2	ms
tT	Transition time		$\begin{array}{l} T_J = 125^\circ C,\\ C_L = 10 \ \mu F,\\ I_L = 500 \ mA; \ measure \\ transition time as 10\% \\ to 90\% \ rise time or \\ from 3.4 \ V to 4.8 \ V on \\ V_{O(OUT)}. \ See \\ Figure 1(b). \end{array}$		40	60		40	60	μs
t _{PLH1}	Turn-on propagation delay from an enable	$ \begin{array}{l} V_{I(IN1)} = VI_{(IN2)} = 5 \ V \\ Measured from enable to \\ 10\% \ of \ V_{O(OUT)}, \ V_{I(SNS)} = \\ 1.5 \ V \end{array} $	$\begin{array}{l} T_{J} = 25^{\circ}C, \\ C_{L} = 10 \ \mu\text{F}, \\ I_{L} = 500 \ \text{mA}; \ \text{see} \\ \hline \text{Figure 1(a)}. \end{array}$		0.5			1		ms
t _{PHL1}	Turn-off propagation delay from a disable	$ \begin{array}{l} V_{I(IN1)} = VI_{(IN2)} = 5 \ V \\ Measured from disable to \\ 90\% \ of \ V_{O(OUT)}, \ V_{I(SNS)} = \\ 1.5 \ V \end{array} $	$\begin{array}{l} T_{J} = 25^{\circ}C, \\ C_{L} = 10 \ \mu\text{F}, \\ I_{L} = 500 \ \text{mA}; \ \text{see} \\ \hline \text{Figure 1(a)}. \end{array}$		3			5		ms
t _{PLH2}	Switch-over rising propagation delay	$\begin{array}{l} \mbox{Logic 1 to Logic 0} \\ \mbox{transition on VSNS,} \\ V_{I(IN1)} = 1.5 V, \\ V_{I(IN2)} = 5 V, \\ V_{I(\overline{EN})} = 0 V, \\ \mbox{Measured from VSNS to} \\ \mbox{10\% of } V_{O(OUT)} \end{array}$	$\begin{array}{l} T_{J} = 25^{\circ}C, \\ C_{L} = 10 \ \mu\text{F}, \\ I_{L} = 500 \ \text{mA}; \ \text{see} \\ Figure \ 1 (c). \end{array}$		40	100		40	100	μs
t _{PHL2}	Switch-over falling propagation delay	$\begin{array}{l} \mbox{Logic 0 to Logic 1} \\ \mbox{transition on VSNS,} \\ V_{I(IN1)} = 1.5 V, \\ V_{I(IN2)} = 5 V, \\ V_{I(IN2)} = 0 V, \\ \mbox{Measured from VSNS to} \\ \mbox{90\% of } V_{O(OUT)} \end{array}$	$\begin{array}{l} T_{\rm J} = 25^{\circ}C, \\ C_{\rm L} = 10 \ \mu\text{F}, \\ I_{\rm L} = 500 \ \text{mA}; \ \text{see} \\ Figure \ 1(c). \end{array}$	2	3	10	2	5	10	ms

Pro ut Fulde Lint(s): P.2112A TES211 A

TPS2112A TPS2113A

SBVS045B-MARCH 2004-REVISED MARCH 2010



www.ti.com

PARAMETER MEASUREMENT INFORMATION

TIMING WAVEFORMS




Figure 1. Propagation Delays and Transition Timing Waveforms



SBVS045B-MARCH 2004-REVISED MARCH 2010

DEVICE INFORMATION


TRUTH TABLE

EN	$V_{I(VSNS)} > 0.8 V^{(1)}$	$V_{I(IN2)} > V_{I(IN1)}$	STAT	OUT ⁽²⁾
0	Yes	Х	0	IN1
0	No	No	0	IN1
0	No	Yes	Hi-Z	IN2
1	X	Х	0	Hi-Z

(1) X = Don't care.

(2) The undervoltage lockout circuit causes the output (OUT) to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal V_{DD} UVLO.

PIN CONFIGURATIONS



DRB PACKAGE SON-8 (TOP VIEW)						
STAT	1		8	IN1		
EN	2		7	OUT		
VSNS	3	GND	IN2			
ILIM	5	GND				

Table 1. TERMINAL FUNCTIONS

TERMINAL								
NAME NO. I/O		I/O	DESCRIPTION					
ĒN	2	I	TTL- and CMOS-compatible input with a 1- μ A pull-up. The Truth Table illustrates the functionality of \overline{EN} .					
GND	5	Power	Ground					
IN1	8	I	Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal V_{DD} UVLO.					
IN2	6	I	Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal V _{DD} UVLO.					
ILIM	4	I	A resistor (R _{ILIM}) from ILIM to GND sets the current limit (I _L) to $250/R_{ILIM}$ and $500/R_{ILIM}$ for the TPS2112A and TPS2113A, respectively.					
OUT	7	0	Power switch output					
STAT	1	0	STAT is an open-drain output that is Hi-Z if the IN2 switch is ON. STAT pulls low if the IN1 switch is ON or if OUT is Hi-Z (that is, EN is equal to logic '0')					
VSNS	3	I	An internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V. Otherwise, the FET connects OUT to the higher of IN1 and IN2. The Truth Table illustrates the functionality of VSNS.					
Pad	_	Power	DRB package only. Connect to GND. Must be connected to large copper area in order to meet stated package dissipation ratings.					

Pro UN Fulde Lin (s): P. 2112A TEST 1 A


Copyright © 2004–2010, Texas Instruments Incorporated

TEXAS INSTRUMENTS

SBVS045B-MARCH 2004-REVISED MARCH 2010

www.ti.com

FUNCTIONAL BLOCK DIAGRAM





V_{O(OUT)} 2 V/div

SBVS045B-MARCH 2004-REVISED MARCH 2010

Output Turn-On Response Test Circuit




Figure 3.

F Ide Lin (s): *[P.2112A* 7PS211)A

Pro u

t - Time - 2 ms/div

Copyright © 2004–2010, Texas Instruments Incorporated


9

TEXAS INSTRUMENTS

Copyright © 2004 2010 Texas Instruments Incorporated

SBVS045B-MARCH 2004-REVISED MARCH 2010

www.ti.com



Output Switchover Voltage Droop Test Circuit

Figure 4.

Note: To initialize the TPS2113A for this test, set input VSNS equal to 0 V, turn on the 5-V supply, and then turn on switch SW1.

Pro u Filde Lin (s): P.2112A TPS2 11

10



SBVS045B-MARCH 2004-REVISED MARCH 2010






Figure 5.


Pro luo Filde Lin (s): IP.2112A TPS211 A

Note: To initialize the TPS2113A for this test, set input VSNS equal to 0 V, turn on the V_I supply, and then turn on switch SW1.

Texas **INSTRUMENTS**

www.ti.com

SBVS045B-MARCH 2004-REVISED MARCH 2010







SBVS045B-MARCH 2004-REVISED MARCH 2010





Figure 7.

Pro ut F Ide Link(s): P.2112A TPS211 A

SBVS045B-MARCH 2004-REVISED MARCH 2010



www.ti.com




Submit Documentation Feedback

Copyright © 2004 2010 Texas Instruments Incorporated

14



SBVS045B-MARCH 2004-REVISED MARCH 2010





SBVS045B-MARCH 2004-REVISED MARCH 2010

APPLICATION INFORMATION

Some applications have two energy sources, one of which should be used in preference to another. Figure 14 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified value. Once the voltage on IN1 falls below this value, the TPS2112A/3A will select the higher of the two supplies. This usually means that the TPS2112A/3A will swap to IN2.




Figure 14. Auto-Selecting for a Dual Power-Supply Application

In Figure 15, the multiplexer selects between two power supplies based upon the EN logic signal. OUT connects to IN1 if EN is logic '1'; otherwise, OUT connects to IN2. The logic thresholds for the EN terminal are compatible with both TTL and CMOS logic.




Figure 15. Manually Switching Power Sources

Filde Lin (s): P. 2112A

u



DETAILED DESCRIPTION

AUTO-SWITCHING MODE

The TPS2112A/3A only supports the auto-switching mode. In this mode, OUT connects to IN1 if $V_{I(VSNS)}$ is greater than 0.8 V, otherwise OUT connects to the higher of IN1 and IN2.

The VSNS terminal includes hysteresis equal to 3.75% to 7.5% of the threshold selected for transition from the primary supply to the higher of the two supplies. This hysteresis helps avoid repeated switching from one supply to the other due to resistive drops.

N-CHANNEL MOSFETs

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

CROSS-CONDUCTION BLOCKING

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

REVERSE-CONDUCTION BLOCKING

When the TPS211xA switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS211xA will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

CHARGE PUMP

The higher of supplies IN1 and IN2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

CURRENT LIMITING

A resistor R_{ILIM} from ILIM to GND sets the current limit to $250/R_{ILIM}$ and $500/R_{ILIM}$ for the TPS2112A and TPS2113A, respectively. Setting resistor R_{ILIM} equal to zero is not recommended as that disables current limiting.

OUTPUT VOLTAGE SLEW-RATE CONTROL

The TPS2112A/3A slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see the Truth Table). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues—like pit the connector power contacts, when hot-plugging a load such as a PCI card. The TPS2112A/3A slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.

Fulde Lin (s): 19.2112A 195211 A

TPS2112A

18

SBVS045B-MARCH 2004-REVISED MARCH 2010



www.ti.com

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Revision A (February, 2006) to Revision B						
•	Updated document to current format	1					
•	Deleted package information from Available Options table	2					
•	Revised Ordering Information table	2					
•	Deleted storage temperature, operating virtual junction temperature range, and lead temperature specifications from, added electrostatic discharge and junction temperature specifications to Absolute Maximum Ratings table; deleted ESD Protection table	2					
•	Added DRB package information and footnote to <i>Dissipation Ratings</i> table	2					

26-Apr-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2112APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2112APWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2112APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2112APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113ADRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2113ADRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2113APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113APWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2113APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nomina Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2112APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TPS2113ADRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2113ADRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2113APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


20-Jul-2010



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2112APWR	TSSOP	PW	8	2000	346.0	346.0	29.0
TPS2113ADRBR	SON	DRB	8	3000	346.0	346.0	29.0
TPS2113ADRBT	SON	DRB	8	250	190.5	212.7	31.8
TPS2113APWR	TSSOP	PW	8	2000	346.0	346.0	29.0

MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

 \triangle The package thermal pad must be soldered to the board for thermal and mechanical performance.

A. See the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.



THERMAL PAD MECHANICAL DATA

<u>DRB (S-PVSON-N8)</u>


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters


WWW.

Exposed Thermal Pad Dimensions

TEXAS

EXAS

4206340-3/J 07/10



- B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at
 - www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 F. Customers should contact their board fabrication site for solder mask tolerances.




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated