# SINGLE-SLOT, PARALLEL INTERFACE POWER SWITCH FOR LOW POWER PC CARD SLOTS

SLVS193A - APRIL 1999 - REVISED JANUARY 2001

- Fully Integrated V<sub>CC</sub> and V<sub>pp</sub> Switching for **Low Power Single-Slot PC Card™ Interface**
- Low  $r_{DS(on)}$  (160-m $\Omega$  V<sub>CC</sub> Switches)
- Low Current Limit, 450 mA (V<sub>CC</sub>) Typ
- 3.3-V Low-Voltage Mode
- 12-V Supply Can Be Disabled Except **During 12-V Flash Programming**
- **Short-Circuit and Thermal Protection**
- Space-Saving 16-Pin SSOP (DB)
- Compatible With 3.3-V, 5-V, and 12-V PC
- **Break-Before-Make Switching**
- Typical Applications Include: PCMCIA PC Card Sockets in PDAs, PBXs, Bar Code Scanners, Compact Flash and Smart Cards

#### **DB PACKAGE** (TOP VIEW)

VCCD0 $\Box$	10	16	SHDN
VCCD1 $\Box$	2	15	□□ VPPD0
3.3V 🗀	3	14	□□ VPPD1
3.3V 🗀	4	13	□□ VCC
5V 🗀	5	12	── vcc
5∨ □□	6	11	□ vcc
GND □□	7	10	□□ VPP
oc □	8	9	□□ VPPI

## description

The TPS2212 PC Card power-interface switch provides an integrated power-management solution for a single low power PC Card. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on a single integrated circuit, using the Texas Instruments LinBiCMOS™ process. The circuit allows the distribution of 3.3-V, 5-V, and/or 12-V card power, and is compatible with many PCMCIA controllers. The current-limiting feature eliminates the need for fuses, which reduces component count and improves reliability. Current-limit reporting can help the user isolate a system fault to the PC Card.

The TPS2212 features a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5 V. Bias power can be derived from either the 3.3-V or 5-V inputs. This facilitates low-power system designs such as sleep mode and pager mode, where only 3.3 V is available.

End equipment for the TPS2212 includes notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, and bar-code scanners. This device is well suited for those applications that need to limit the power provided to the PC card because of power-supply constraints. In many applications, such as palm computers, the system cannot allocate more than 200 mA of current to a PC card slot. For these lowerpower applications, the TPS2212 provides the same advanced level of protection that the TPS2211 provides for higher-power applications.

#### **AVAILABLE OPTIONS**

	PACKAGED DEVICE	
TA	SMALL OUTLINE (DB)	
–40°C to 85°C	TPS2212IDB	

The DB package is available taped and reeled. Add an R suffix to the device type (e.g., TPS2212IDBR) for taped and reeled.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PC Card is a trademark of PCMCIA (Personal Computer Memory Card International Association). LinBiCMOS is a trademark of Texas Instruments.



## TPS2212 SINGLE-SLOT, PARALLEL INTERFACE POWER SWITCH FOR LOW POWER PC CARD SLOTS

SLVS193A - APRIL 1999 - REVISED JANUARY 2001

## typical PC-card power-distribution application



# SINGLE-SLOT, PARALLEL INTERFACE POWER SWITCH FOR LOW POWER PC CARD SLOTS

SLVS193A – APRIL 1999 – REVISED JANUARY 2001

#### **Terminal Functions**

TERI	TERMINAL		ERMINAL I/O		DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION				
3.3V	3, 4	I	3.3-V V <sub>CC</sub> input for card power and/or chip power if 5 V is not present				
5V	5, 6	I	5-V V <sub>CC</sub> input for card power and/or chip power				
VPPI	9	I	Main V <sub>pp</sub> input, typically 12 V, allows 3.3 V–12 V.				
VCC	11, 12, 13	0	Switched output that delivers 0 V, 3.3-V, 5-V, or high impedance to card				
VPP	10	0	Switched output that delivers 0 V 3.3-V, 5-V, VPPI (12V), or high impedance to card				
GND	7		Ground				
<u>oc</u>	8	0	Logic-level overcurrent reporting output that goes low when an overcurrent conditions exists				
SHDN	16	I	Logic input that shuts down the TPS2212 and sets all power outputs to high-impedance state				
VCCD0	1	I	Logic input that controls voltage of VCC (see control-logic table)				
VCCD1	2	Ī	Logic input that controls voltage of VCC (see control-logic table)				
VPPD0	15	Ī	Logic input that controls voltage of VPP (see control-logic table)				
VPPD1	14	I	Logic input that controls voltage of VPP (see control-logic table)				

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range for card power:	V <sub>I(5V)</sub>	0.3 V to 7 V
	V <sub>I(3.3V)</sub>	0.3 V to 7 V
	V <sub>I</sub> (VPPI)	
Logic input voltage		–0.3 V to 7 V
Continuous total power dissipation .		See Dissipation Rating Table
Output current (each card): IO(VCC	)	internally limited
IO(VPP	,	internally limited
Operating virtual junction temperature	e range, T」	–40°C to 150°C
Operating free-air temperature range	, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>stg</sub>		55°C to 150°C
		260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	A		T <sub>A</sub> = 85°C POWER RATING	
DB	775 mW	6.2 mW/°C	496 mW	403 mW	

These devices are mounted on an FR4 board with no special thermal considerations.

#### recommended operating conditions

		MIN	MAX	UNIT
Input voltage, V <sub>I</sub>	V <sub>I(5V)</sub>	0	5.25	V
	V <sub>I</sub> (3.3V)	0	5.25	V
	VI(VPPI)	0	13.5	V
Output current	lo(vcc)		250	mA
Output current	I <sub>O(VPP)</sub>		150	mA
Operating virtual junction temperate	ure, TJ	-40	125	°C



## **TPS2212** SINGLE-SLOT, PARALLEL INTERFACE POWER SWITCH FOR LOW POWER PC CARD SLOTS SLVS193A – APRIL 1999 – REVISED JANUARY 2001

## electrical characteristics, $T_A = -40^{\circ}C$ to 85°C (unless otherwise noted)

#### power switch

	PARAMETER		TEST CONDITIONS†	MIN	TYP	MAX	UNIT	
		5 V to VCC	V <sub>I(5V)</sub> = 5 V		160	210		
		3.3 V to VCC	$V_{I(5V)} = 5 \text{ V}, \qquad V_{I(3.3V)} = 3.3 \text{ V}$		160	210	$m\Omega$	
	Switch resistance	3.3 V to VCC	$V_{I(5V)} = 0 \text{ V}, \qquad V_{I(3.3V)} = 3.3 \text{ V}$		160	210		
	Switch resistance	5 V to VPP	T <sub>J</sub> =25°C			6		
		3.3 V to VPP	T <sub>J</sub> =25°C			6	Ω	
		12 V to VPP	T <sub>J</sub> =25°C			1		
V <sub>O(VPP)</sub>	Clamp low voltage		I <sub>pp</sub> at 10 mA			0.8	V	
VO(VCC)	Clamp low voltage		I <sub>CC</sub> at 10 mA			0.8	V	
	Leakage current		L high impodence state	T <sub>A</sub> = 25°C		1	10	
1		I <sub>pp</sub> high-impedance state	T <sub>A</sub> = 85°C			50		
llkg		g Leakage current	La a high impadance state	T <sub>A</sub> = 25°C		1	10	μΑ
				ICC high-impedance state	T <sub>A</sub> =85°C			50
		V <sub>I(5V)</sub> = 5 V	V <sub>O</sub> (VCC) = 5 V, V <sub>O</sub> (VPP) = 12 V		40	150		
II	Input current	V <sub>I</sub> (5V) = 0 V, V <sub>I</sub> (3.3V) = 3.3 V	V <sub>O(VCC)</sub> = 3.3 V, V <sub>O(VPP)</sub> = 12 V		40	150	μΑ	
		Shutdown mode	$V_{O(VCC)} = V_{O(VPP)} = Hi-Z$			1		
la a	Short-circuit	IO(VCC)	T <sub>J</sub> = 85°C, output powered into a	300		600	mA	
IOS output-current limit		I <sub>O(VPP)</sub>	short to GND	120		400	mA	

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

#### logic section

PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	MAX	UNIT
Logic input current			1	μΑ
Logic input high level		2		V
Logic input low level			0.8	V
Logic output high lovel	$V_{I(5V)} = 5 \text{ V},  I_{O} = 1 \text{ mA}$	V <sub>I(5V)</sub> – 0.4		\/
Logic output high level	$V_{I(5V)} = 0 \text{ V},  I_{O} = 1 \text{ mA},  V_{I(3.3V)} = 3.3 \text{ V}$	/ V <sub>I(3.3V)</sub> – 0.4		V
Logic output low level	I <sub>O</sub> = 1 mA		0.4	V

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

## switching characteristics‡

PARAMETER		TEST CONDITIONS§		MIN	TYP	MAX	UNIT
t <sub>r</sub> Rise times, output		V <sub>O</sub> (VCC)			2.8		
t <sub>r</sub>	Rise times, output	VO(VPP)			6.4		ma
Ī.,	Fall times sutput	VO(VCC)			4.5		ms
tf	Fall times, output	V <sub>O</sub> (VPP)			12		
		V(10 1000 - 10 V	ton		6.8		
		VI(VPPD0) to VO(VPP)	toff		18		
<b>.</b> .	Propagation delay (see Figure1)	V <sub>I</sub> (VCCD1) to V <sub>O</sub> (VCC) (3.3V)	ton		4		ma
t <sub>pd</sub> Propagation delay	Propagation delay (see Figure 1)		toff		17		ms
		\\\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.	ton		6.6		
		V <sub>I</sub> (VCCD0) to V <sub>O</sub> (VCC) (5V)	toff		17		

 $<sup>\</sup>ddagger$  Switching Characteristics are with C  $_L$  = 150  $\mu F.$  § Refer to Parameter Measurement Information



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuits and Voltage Waveforms

#### **Table of Timing Diagrams**

	FIGURE
VCC Propagation Delay and Rise Time With 1-μF Load, 3.3-V Switch	2
VCC Propagation Delay and Fall Time With 1-μF Load, 3.3-V Switch	3
VCC Propagation Delay and Rise Time With 150-μF Load, 3.3-V Switch	4
VCC Propagation Delay and Fall Time With 150-μF Load, 3.3-V Switch	5
VCC Propagation Delay and Rise Time With 1-μF Load, 5-V Switch	6
VCC Propagation Delay and Fall Time With 1-μF Load, 5-V Switch	7
VCC Propagation Delay and Rise Time With 150-μF Load, 5-V Switch	8
VCC Propagation Delay and Fall Time With 150-μF Load, 5-V Switch	9
VPP Propagation Delay and Rise Time With 1-μF Load, 12-V Switch	10
VPP Propagation Delay and Fall Time With 1-μF Load, 12-V Switch	11
VPP Propagation Delay and Rise Time With 150-μF Load, 12-V Switch	12
VPP Propagation Delay and Fall Time With 150-μF Load, 12-V Switch	13

#### PARAMETER MEASUREMENT INFORMATION




Figure 2. VCC Propagation Delay and Rise Time With 1-μF Load, 3.3-V Switch




Figure 3. VCC Propagation Delay and Fall Time With 1-μF Load, 3.3-V Switch




Figure 4. VCC Propagation Delay and Rise Time With 150-μF Load, 3.3-V Switch




Figure 5. VCC Propagation Delay and Fall Time With 150-μF Load, 3.3-V Switch

FOR LOW POWER PC CARD SLOTS

#### PARAMETER MEASUREMENT INFORMATION




Figure 6. VCC Propagation Delay and Rise Time With 1- $\mu$ F Load, 5-V Switch




Figure 7. VCC Propagation Delay and Fall Time With 1- $\mu$ F Load, 5-V Switch




Figure 8. VCC Propagation Delay and Rise Time
With 150-μF Load, 5-V Switch




Figure 9. VCC Propagation Delay and Fall Time With 150-μF Load, 5-V Switch

#### PARAMETER MEASUREMENT INFORMATION





Figure 10. VPP Propagation Delay and Rise Time With 1-μF Load, 12-V Switch



t – Time – ms Figure 11. VPP Propagation Delay and Fall Time With 1-μF Load, 12-V Switch




Figure 12. VPP Propagation Delay and Rise Time
With 150-μF Load, 12-V Switch




Figure 13. VPP Propagation Delay and Fall Time With 150-μF Load, 12-V Switch




# **TPS2212** SINGLE-SLOT, PARALLEL INTERFACE POWER SWITCH FOR LOW POWER PC CARD SLOTS SLVS193A – APRIL 1999 – REVISED JANUARY 2001


#### **TYPICAL CHARACTERISTICS**

## **Table of Graphs**


			FIGURE
ICC(5V)	Supply current	vs Junction Temperature	14
ICC(3.3V)	Supply current	vs Junction Temperature	15
r <sub>DS(on)</sub>	Static drain-source on-state resistance, 5-V VCC switch	vs Junction Temperature	16
rDS(on)	Static drain-source on-state resistance, 3.3-V VCC switch	vs Junction Temperature	17
rDS(on)	Static drain-source on-state resistance, 12-V VPP switch	vs Junction Temperature	18
VO(VCC)	Output voltage, 5-V VCC switch	vs Output current	19
VO(VCC)	Output voltage, 3.3-V VCC switch	vs Output current	20
VO(VPP)	Output voltage, 12-V VPP switch	vs Output current	21
los(vcc)	Short-circuit current, 5-V VCC switch	vs Junction Temperature	22
los(vcc)	Short-circuit current, 3.3-V VCC switch	vs Junction Temperature	23
I <sub>OS(VPP)</sub>	Short-circuit current, 12-V VPP switch	vs Junction Temperature	24


#### TYPICAL CHARACTERISTICS






5-V VCC SWITCH STATIC DRAIN-SOURCE ON-STATE RESISTANCE





#### TYPICAL CHARACTERISTICS





0.25

11.84

0

0.06

IO(VPP) - Output Current - A

Figure 21

0.09

3.25

0

0.05

0.15


IO(VCC) - Output Current - A

Figure 20

0.2

0.12

#### TYPICAL CHARACTERISTICS






Figure 22

Figure 23

# 12-V VPP SWITCH SHORT-CIRCUIT CURRENT

JUNCTION TEMPERATURE 0.28 IOS(VPP) - Short-Circuit Output Current - A 0.26 0.24 0.22 0.2 0.18 -25 25 50 -50 75 100 125 T<sub>J</sub> – Junction Temperature – °C

Figure 24



#### APPLICATION INFORMATION

#### overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited on-board memory. The idea of add-in cards quickly took hold; modems, wireless LANs, GPS systems, multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association) was established, comprised of members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the *plug-and-play* concept, i.e. cards and hosts from different vendors should be compatible.

#### **PC Card power specification**

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connectors. This power interface consists of two VCC, two VPP, and four ground terminals. Multiple VCC and ground terminals minimize connector-terminal and line resistance. The two VPP terminals were originally specified as separate signals, but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the VCC terminals; flash-memory programming and erase voltage is supplied through the VPP terminals.

#### designing for voltage regulation

The current PCMCIA specification for output voltage regulation of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply will have an output voltage regulation ( $V_{PS(reg)}$ ) of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses ( $V_{PCB}$ ) in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore the allowable voltage drop ( $V_{DS}$ ) for the TPS2212 is the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the TPS2212. The voltage drop is the output current multiplied by the switch resistance of the TPS2212. Therefore, the maximum output current that can be delivered to the PC Card in regulation is the allowable voltage drop across the TPS2212 divided by the output switch resistance.

$$I_{O}$$
max =  $\frac{V_{DS}}{r_{DS(OD)}}$ 

The VCC outputs deliver 250 mA continuous at 5 V and 3.3 V within regulation over the operating temperature range. Using the same equations, the PCMCIA specification for output voltage regulation of the 3.3 V output is 300 mV. Using the voltage drop percentages for power supply regulation (2%) and PCB resistive loss (1%), the allowable voltage drop for the 3.3 V switch is 200 mV. The 12-V outputs (VPP) of the TPS2212 can deliver 150 mA continuously.



## TPS2212 SINGLE-SLOT, PARALLEL INTERFACE POWER SWITCH FOR LOW POWER PC CARD SLOTS

SLVS193A - APRIL 1999 - REVISED JANUARY 2001

#### **APPLICATION INFORMATION**

#### overcurrent and overtemperature protection

PC Cards are inherently subject to damage from mishandling. Host systems require protection against short-circuited cards that could lead to power supply or PCB trace damage. Even systems sufficiently robust to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in a sudden loss of system power. Most hosts include fuses for protection. The reliability of fused systems is poor and requires troubleshooting and repair, usually by the manufacturer, when fuses are blown.

The TPS2212 uses sense FETs to check for overcurrent conditions in each of the VCC and VPP outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. When an overcurrent condition is detected, only the power output affected is limited; all other power outputs continue to function normally. The  $\overline{OC}$  indicator, normally a logic high, is a logic low when an overcurrent condition is detected providing for initiation of system diagnostics and/or sending a warning message to the user.

During power up, the TPS2212 controls the rise time of the VCC and VPP outputs and limits the current into a faulty card or connector. If a short circuit is applied after power is established (e.g., hot insertion of a bad card), current is initially limited only by the impedance between the short and the power supply. In extreme cases, as much as 5 A to 10 A may flow into the short before the current limiting of the TPS2212 engages. If the VCC or VPP outputs are driven below ground, the TPS2212 may latch nondestructively in an off state. Cycling power will reestablish normal operation.

Overcurrent limiting for the VCC outputs is designed to activate if powered up into a short in the range of 300 mA to 600 mA, typically at about 450 mA. The VPP outputs limit from 120 mA to 400 mA, typically around 280 mA. The protection circuitry acts by linearly limiting the current passing through the switch rather than initiating a full shutdown of the supply. Shutdown occurs only during thermal limiting.

Thermal limiting prevents destruction of the IC from overheating if the package power dissipation ratings are exceeded. Thermal limiting disables power output until the device has cooled.

#### 12-V supply not required

Most PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which requires that power be present at all times. The TPS2212 offers considerable power savings by using an internal charge pump to generate the required higher voltages from the 5-V input. Therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Do not ground the VPPI switch input when the VPPI input is not used. Additional power savings are realized by the TPS2212 during a software shutdown in which quiescent current drops to a maximum of 1  $\mu$ A.

#### 3.3-V low-voltage mode

The TPS2212 will operate in a 3.3-V low-voltage mode when 3.3 V is the only available input voltage  $(V_{I(5V)} = 0)$ . This allows host and PC Cards to be operated in low-power 3.3-volts-only modes such as sleep or pager modes. Note that in these operation modes, the TPS2212 will derive its bias current from the 3.3-V input pin and only 3.3 V can be delivered to the PC Card.



#### APPLICATION INFORMATION

## voltage transitioning requirement

PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2212 meets all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V compatible cards be discharged to below 0.8 V before applying 3.3-V power. This functions as a power reset and ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge. The TPS2212 offers a selectable VCC and VPP ground state, in accordance with PCMCIA 3.3-V/5-V switching specifications.

#### output ground switches

PC Card specification requires that V<sub>CC</sub> be discharged within 100 ms. PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes.

## power-supply considerations

The TPS2212 has multiple pins for each of its 3.3-V and 5-V power inputs and for the switched VCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is significantly higher than that specified, resulting in increased voltage drops and lost power. It is recommended that all input and output power pins be paralleled for optimum operation.

To increase the noise immunity of the TPS2212, the power supply inputs should be bypassed with a  $1-\mu F$  electrolytic or tantalum capacitor paralleled by a  $0.047-\mu F$  to  $0.1-\mu F$  ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a  $0.1-\mu F$ , or larger, ceramic capacitor; doing so improves the immunity of the TPS2212 to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the TPS2212 and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken below -0.3 V.

#### calculating junction temperature

The switch resistance,  $r_{DS(on)}$ , is dependent on the junction temperature,  $T_J$ , of the die and the current through the switch. To calculate  $T_J$ , first find  $r_{DS(on)}$  from Figures 16 through 18 using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$\mathsf{P}_D \ = \ r_{DS(on)} \ \times \ \mathsf{I}^2$$

Next, sum the power dissipation and calculate the junction temperature:

$$T_{J} = \left(\sum P_{D} \times R_{\theta JA}\right) + T_{A}, R_{\theta JA} = 108^{\circ}C/W$$


Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.



#### **APPLICATION INFORMATION**

## **ESD** protection

All TPS2212 inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The VCC and VPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1- $\mu$ F capacitors protects the devices from discharges up to 10 kV.



NOTE A: MOSFET switch S6 has a back-gate diode from the source to the drain. Unused switch inputs should never be grounded.

Figure 25. Internal Switching Matrix, TPS2212 Control Logic



#### **APPLICATION INFORMATION**

## **TPS2212 control logic**

#### **VPP**

CONTROL SIGNALS			INTER	RNAL SWITCH SET	TINGS	OUTPUT
SHDN	VPPD0	VPPD1	S4	<b>S</b> 5	S6	VPP
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	vcct
1	1	0	OPEN	OPEN	CLOSED	VPPI
1	1	1	OPEN	OPEN	OPEN	Hi-Z
0	Х	Х	OPEN	OPEN	OPEN	Hi-Z

<sup>†</sup> Output depends on AVCC

## VCC

	CONTROL SIGNALS	6	INTER	OUTPUT			
SHDN	VCCD1	VCCD0	<b>S</b> 1	S1 S2		VCC	
1	0	0	CLOSED	OPEN	OPEN	0 V	
1	0	1	OPEN CLOSED		OPEN	3.3 V	
1	1	0	OPEN OPEN		CLOSED	5 V	
1	1	1	CLOSED OPEN		OPEN	0 V	
0	Х	Х	OPEN	OPEN	OPEN	Hi-Z	




#### **APPLICATION INFORMATION**

## 12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 26, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in  $^2$  of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3  $\mu$ A when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the  $0.7-\Omega$  MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a generall purpose I/O terminal on the PCMCIA controller or tied high.

Figure 26. TPS2212 With TPS6734 12-V, 120-mA Supply




#### **MECHANICAL DATA**

## DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **28 PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150





.com 27-Feb-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS2212IDB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2212IDBG4	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2212IDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2212IDBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






ti.com 11-Mar-2008


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2212IDBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1

## PACKAGE MATERIALS INFORMATION

11-Mar-2008



#### \*All dimensions are nominal

I	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TPS2212IDBR	SSOP	DB	16	2000	346.0	346.0	33.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated