

### 3-V to 20-V Integrated FET Hot Swap

Check for Samples: TPS2421-1, TPS2421-2

#### **FEATURES**

- **Integrated Pass MOSFET**
- 3.3-V to 20-V Bus Operation
- **Programmable Fault Current**
- **Current Limit Proportionally Larger than Fault** Current
- **Programmable Fault Timer**
- Internal MOSFET Power Limiting
- Latch-Off on Fault (-1) and Retry (-2) Versions
- SO-8 PowerPad™ Package
- -40°C to 125°C Junction Temperature Range
- **UL Listed File Number E169910**

#### **APPLICATIONS**

- **RAID Arrays**
- **Telecommunications**
- **Plug-In Circuit Boards**
- **Disk Drive**

#### DESCRIPTION

The TPS2421 provides highly integrated hot swap power management and superior protection in applications where the load is powered by voltages between 3.0 V and 20 V. These devices are very effective in systems where a voltage bus must be protected to prevent shorts from interrupting or damaging the unit. The TPS2421 is an easy to use devices in an 8-pin PowerPad™ SO-8 package.

The TPS2421 has multiple programmable protection features. Load protection is accomplished by a non-current limiting fault threshold, a hard current limit, and a fault timer. The current dual thresholds allow the system to draw short high current pulses, while the fault timer is running, without causing a voltage droop at the load. An example of this is a disk drive startup. This technique is ideal for loads that experience brief high demand, but benefit from protection levels in-line with their average current draw.

Hotswap MOSFET protection is provided by power limit circuitry which protects the internal MOSFET against SOA related failures.

The TPS2421 is available in latch-off on fault (-1) and retry on fault (-2).




Figure 1. Typical Application

#### NOTE

(A) Required only in systems with lead and/or load inductance.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPad is a trademark of Texas Instruments.



#### PRODUCT INFORMATION(1)

DEVICE	FEATURE	PACKAGE	MARKING
TPS2421-1	Latchoff	DDA (COS DaviarDa dTM)	2421-1
TPS2421-2	Auto-retry	DDA (SO8 PowerPad™)	2421-2

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1) (2)

	-	VALUE	UNIT	
V <sub>IN</sub> , V <sub>OUT</sub>	Input voltage range	-0.3 to 25		
FLT, PG	Voltage range	-0.3 to 20	V	
I <sub>SET</sub> , C <sub>T</sub>	Voltage	1.75		
I <sub>MAX</sub>	Maximum continuous output current	9	Α	
FLT, PG	Output sink current	10	mA	
EN	Input voltage range	-0.3 to 6	V	
CT, (3) ISET (3)	Voltage range	-0.3 to 3	V	
	ESD rating, HBM	2.5	kV	
	ESD rating, CDM	400	V	
$T_J$	Operating junction temperature range	Internally Limited	°C	
T <sub>stg</sub>	Storage temperature range	-65 to 150	C	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATINGS(1)

PACKAGE	θ <sub>JA</sub> LOW K, °C/W	θ <sub>JA</sub> HIGH K, °C/W	θ <sub>JA</sub> BEST <sup>(2)</sup> , °C/W
DDA	190 <sup>(3)</sup>	45 <sup>(4)</sup>	45

<sup>(1)</sup> Tested per JEDEC JESD51, natural convection. The definitions of high-k and low-k are per JESD 51-7 and JESD 51-3.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
$V_{IN}, V_{OUT}$	Input voltage range	3		20	
EN	Voltage range	0		5	V
FLT, PG	Voltage range	0		20	
I <sub>OUT</sub>	Continuous output current	0		6	Α
FLT, PG	Output sink current	0		1	mA
C <sub>CT</sub>		100		10	pF/μF
	Junction temperature	-40		125	°C

<sup>(2)</sup> All voltage values are with respect to GND.

<sup>(3)</sup> Do not apply voltage to these pins.

<sup>(2)</sup> The best case thermal resistance is obtained using the recommendations per SLMA002A (2 signal – 2 plane with the pad connected to the plane).

<sup>(3)</sup> Low-k (2 signal – no plane, 3 in. by 3 in. board, 0.062 in. thick, 1 oz. copper) test board with the pad soldered, and an additional 0.12 in.2 of top-side copper added to the pad.

<sup>(4)</sup> High-k is a (2 signal – 2 plane) test board with the pad soldered.



#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted:  $3 \text{ V} \le \text{V}_{\text{IN}} \le 18 \text{ V}, \overline{\text{EN}} = 0 \text{ V}, \overline{\text{PG}} = \overline{\text{FLT}} = \text{open}, R_{\text{OUT}} = \text{open}, C_{\text{LOAD}} = 0, R_{\text{SET}} = 49.9 \text{ k}\Omega, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	VIN							
	UVLO	VIN rising		2.6	2.85	2.9	V	
		Hysteresis			150		mV	
	Bias current	<del>EN</del> = 2.4V			25	100	μΑ	
		<del>EN</del> = 0V			3.9	5	mA	
	VIN, VOUT							
	R <sub>ON</sub>	$R_{VIN-VOUT}$ , $I_{VOUT} < I_{RMAX}$ or $I_{VOUT} < (I_{SET} \times 1.25)$ , 1 A $\leq I_{VOUT} \leq 4.5$ A			33	50	mΩ	
	Power limit TPS242x	$V_{IN}$ : 12 V, $C_{OUT}$ = 1000 $\mu F \ \overline{EN}$ : 3 V $\rightarrow$ 0 V	3	5	7.5			
	Reverse diode voltage	$V_{OUT} > V_{IN}$ , $\overline{EN} = 5 \text{ V}$ , $I_{IN} = -1 \text{ A}$		0.77	1.0	>		
	ISET							
		$I_{VOUT}\uparrow,I_{CT}\text{: sinking}\rightarrow\text{sourcing, pulsed test}$					ì	
			$R_{RSET} = 200 \text{ k}\Omega$	0.80		1.2		
Fault current  SET threshold	$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$	$R_{RSET} = 100 \text{ k}\Omega$	1.80		2.2	Ī		
		$R_{RSET} = 49.9 \text{ k}\Omega$	3.60		4.40	Α		
	unconoid		$R_{RSET} = 200 \text{ k}\Omega$	0.75		1.25		
		-40°C ≤ T <sub>J</sub> ≤ 125°C		1.75		2.25		
			$R_{RSET} = 49.9 \text{ k}\Omega$	3.60		4.40	<u> </u>	
,		$R_{RSET} = 200 \text{ k}\Omega$		1.1	1.8	2.6	Ī	
<sub>_IM</sub> / =LT	Ratio I <sub>LIM</sub> / I <sub>FLT</sub>	$R_{RSET} = 100 \text{ k}\Omega$		1.1	1.5	2.1		
-L1		$R_{RSET} = 49.9 \text{ k}\Omega$		1.1	1.4	1.6	_	
			$R_{RSET} = 200 \text{ k}\Omega$	1.1	1.8	2.4		
_IM	Current limit	$I_{VOUT}$ rising, $V_{VIN-VOUT} = 0.3 V$ , pulsed test	$R_{RSET} = 100 \text{ k}\Omega$	2.3	3.0	3.7	<u></u>	
			$R_{RSET} = 49.9 \text{ k}\Omega$	4.6	5.5	6.3	1	
	СТ							
	Charge/discharge	$I_{CT}$ sourcing, $V_{CT} = 1 \text{ V}$ , In current limit	29	35	41	μА		
	current	$I_{CT}$ sinking, $V_{CT} = 1$ V, drive CT to 1 V, measing	ure current	1.0	1.4	1.8	μΛ	
	Threshold voltage	V <sub>CT</sub> rising	1.3	1.4	1.5	V		
	Threshold voltage	$V_{\text{CT}}$ falling, drive CT to 1 V, measure current		0.1	0.16	0.3	V	
	ON/OFF fault duty cycle	V <sub>VOUT</sub> = 0 V						




Unless otherwise noted: 3 V  $\leq$  V<sub>IN</sub>  $\leq$  18 V,  $\overline{EN}$  = 0 V,  $\overline{PG}$  =  $\overline{FLT}$  = open, R<sub>OUT</sub> = open, C<sub>LOAD</sub> = 0, R<sub>SET</sub> = 49.9 k $\Omega$ ,  $-40^{\circ}$ C  $\leq$  T<sub>J</sub>  $\leq$  125°C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	EN					
	Throubald valtage	V EN falling	0.8	1.0	1.5	V
	Threshold voltage	Hysteresis	20	150	250	mV
	Input bigg gurrent	<u>VEN</u> = 2.4 ∨	-2.0	0	0.5	^
	Input bias current	<u>VEN</u> = 0.2 ∨	-3.0	1	0.5	μА
	Turn on propagation delay	$V_{IN}$ = 3.3 V, $I_{LOAD}$ = 1 A, V $\overline{_{EN}}$ : 2.4 V $\rightarrow$ 0.2 V, $V_{OUT}$ : rising 90% x $V_{IN}$		350	500	0
	Turn off propagation delay	$V_{IN} = 3.3 \text{ V}, I_{LOAD} = 1 \text{ A}, V \overline{EN} : 0.2 \text{ V} \rightarrow 2.4 \text{ V}, V_{OUT}: \downarrow 10\% \times V_{IN}$		30	50	μS
	FLT					
$V_{OL}$	Low level output voltage	V <sub>CT</sub> = 1.8 V, I <sub>FLT</sub> = 1 mA		0.2	0.4	V
	Leakage current	V <del>FLT</del> = 18 V			1	μΑ
	PG					
	PG threshold	V <sub>(VIN-VOUT)</sub> falling	0.4	0.5	0.75	
	PG tillesiloid	Hysteresis	0.1	0.25	0.4	V
$V_{OL}$	Low level output voltage	I PG = 1 mA		0.2	0.4	·
	Leakage current	V <del>PG</del> = 18 V			1	μΑ
	Thermal Shutdown					
	Thermal shutdown	Junction temperature rising		160		°C
		Hysteresis		10		C



#### **BLOCK DIAGRAM**



#### **PINOUT DIAGRAM**





#### **Table 1. TERMINAL FUNCTIONS**

FUNCTION	PIN NO.	DESCRIPTION
FLT	1	Fault low indicated the fault time has expired and the FET is switched off
EN	2	Device is enabled when this pin is pulled low
VIN	3	Power In and control supply voltage
GND	4	GND
ISET	5	A resistor to ground sets the fault current, the current limit is 125% of the fault current. TPS2421 only
СТ	6	A capacitor to ground sets the fault time
VOUT	7	Output to the load
PG	8	Power Good low represents the output voltage is within 300 mV of the input voltage

#### PIN DESCRIPTION

CT: Connect a capacitor form CT to GND to set the fault time. The fault timer starts when the fault current threshold is exceeded, charging the capacitor with 36  $\mu$ A from GND towards an upper threshold of 1.4 V. If the capacitor reaches the upper threshold, the internal pass MOSFET is turned off. The MOSFET will stay off until EN is cycled if a latching version is used. If an auto-retry version is used, the capacitor will discharge at 5  $\mu$ A to 0.2 V and then re-enable the pass MOSFET. When the device is disabled, CT is pulled to GND through a 100-k $\Omega$  resistor.

The timer period must be chosen long enough to allow the external load capacitance to charge. The fault timer period is selected using Equation 1 where  $T_{FAULT}$  is the minimum timer period in seconds and  $C_{CT}$  is in Farads.

$$C_{CT} = \frac{T_{FAULT}}{38.9 \cdot 10^3} \tag{1}$$

This equation does not account for component tolerances. In autoretry versions, the second and subsequent retry timer periods will be approximately 85% as long as the first retry period.

In autoretry versions, the fault timer discharges the capacitor for a nominal  $T_{SD}$  in seconds with  $C_{CT}$  in Farads per Equation 2.

$$T_{SD} = 1.0 \times 10^6 \times C_{CT} \tag{2}$$

The nominal ratio of on to off times represents about a 3% duty cycle when a hard fault is present on the output of an autoretry version part.

 $\overline{\text{FLT}}$ : Open-drain output that pulls low on any condition that causes the output to open. These conditions are either an overload with a fault time-out, or a thermal shutdown.  $\overline{\text{FLT}}$  becomes operational before UV, when  $V_{IN}$  is greater than 1 V.

**GND:** This is the most negative voltage in the circuit and is used as reference for all voltage measurements unless otherwise specified.

**ISET:** A resistor from this pin to GND sets both the fault current ( $I_{FAULT}$ ) and current limit ( $I_{MAX}$ ) levels. The current limit is internally set at 125% of the fault current. The fault timer function on  $C_T$  starts charging  $C_T$  if  $I_{VIN}$  exceeds the programmed fault current. If this current continues long enough for  $V_{CT}$  to reach its upper trip threshold, the output is turned off. If  $I_{VIN}$  falls below the fault current threshold before  $C_T$  reaches its upper threshold,  $C_T$  is discharged and normal operation continues.

The internal MOSFET actively limits current if  $I_{VIN}$  reaches the current limit set point. The fault timer operation is the same in this mode as described previously.

The fault current value is programmed as follows;

$$R_{IFLT} = \frac{200 \ k\Omega}{I_{FAULT}} \tag{3}$$

www.ti.com

 $\overline{\textbf{EN}}$ : When this pin is pulled low, the device is enabled. The input threshold is hysteretic, allowing the user to program a startup delay with an external RC circuit.  $\overline{\textbf{EN}}$  is pulled to V<sub>IN</sub> by a 10-MΩ resistor, pulled to GND by 16.8 MΩ and is clamped to ground by a 7-V Zener diode. Because high impedance pullup/down resistors are used to reduce current draw, any external FET controlling this pin should be low leakage.

If  $\overline{EN}$  is tied to GND at startup and  $V_{IN}$  does not ramp quickly the TPS2421 may momentarily turn off then on during startup. This can happen if a capacitive load momentarily pulls down the input voltage below the UV threshold. If necessary, this can be avoided by delaying  $\overline{EN}$  assertion until  $V_{IN}$  is fully up.

 $V_{IN}$ : Input voltage to the TPS2421. The recommended operating voltage range is 3 V to 20 V. All VIN pins should be connected together and to the power source.

V<sub>out</sub>: Output connection for the TPS2421. When switched on the output voltage will be approximately:

$$V_{OUT} = V_{IN} - 0.04 \times I_{OUT} \tag{4}$$

All V<sub>OUT</sub> pins should be connected together and to the load.


**PG**: Active low, Open Drain output, Power Good indicates that there is no fault condition and the output voltage is within 0.5 V of the input voltage. PG becomes operational before UV, whenever V<sub>IN</sub> is greater than 1 V.



#### **TYPICAL CHARACTERISTICS**

# **FAULT CURRENT**


# JUNCTION TEMPERATURE



T<sub>.I</sub> - Junction Temperature - °C

Figure 2.

# **POWER LIMIT** JUNCTION TEMPERATURE




#### T<sub>.I</sub> - Junction Temperature - °C

#### Figure 4.

# **FAULT TIMER THRESHOLD VOLTAGE**


#### JUNCTION TEMPERATURE



T\_I - Junction Temperature - °C

Figure 3.

## SUPPLY CURRENT JUNCTION TEMPERATURE



T\_I - Junction Temperature - °C

Figure 5.






Figure 6. 12-V Startup Into 15  $\Omega$ , 700  $\mu F$  Load

Figure 7. 12-V, 140  $\mu\text{F}$  Added to 8  $\Omega$  Load




Figure 8. 12-V Faulted Startup Into 4  $\Omega$  Load




Figure 9. 12-V Soft Overload, 3 A to 4.2 A, Power Limit Not Tripped






Figure 10. 12-V Firm Overload, 3 A to 5.4 A, Power Limit Tripped

Figure 11. 12-V Hard Overload, 3.6-A LoaD Then Short




Figure 12. Power Dissipation During 12-V Startup into 60  $\Omega,\,800~\mu\text{F}$ 




Figure 13. Power Dissipation During 12-V Startup into 15  $\Omega,\,$  140  $\mu\text{F}$ 






Figure 14. 3-V Startup into 1- $\Omega$  Load

Figure 15. 3-V Firm Overload, Load Stepped From 3.8 A to 5.5 A




Figure 16. 3-V Hard Overload, Load Stepped From 3.8 A to 7.1 A

Figure 17. 3-V Output Shorted While Under 3.5-A Load






Figure 18. 3 V, 1600  $\mu\text{F}$  Added To 3.5-A Load

Figure 19. 3-V Retry Startup into 1  $\Omega$ , 2200- $\mu$ F Load




Figure 20. Startup Into a Short Circuit Output



#### APPLICATION INFORMATION

#### **Maximum Load at Startup**

The power limiting function of the TPS2421 provides very effective protection for the internal FET. Expectedly, there is a supply voltage dependent maximum load which the device will be able to power up. Loads above this level may cause the device to shut off current before startup is complete. Neglecting any load capacitance, the maximum load (minimum load resistance) is calculated using the equation;

$$R_{MIN} = \frac{V_{IN}^2}{12} \tag{5}$$

Adding load capacitance may reduce the maximum load which can be present at start up.

If  $\overline{EN}$  is tied to GND at startup and  $V_{IN}$  does not ramp quickly the TPS2421 may momentarily turn off then on during startup. This can happen if a capacitive load momentarily pulls down the input voltage below the UV threshold. If necessary, this can be avoided by delaying  $\overline{EN}$  assertion until  $V_{IN}$  is fully up.

#### **Transient Protection**

The need for transient protection in conjunction with hot-swap controllers should always be considered. When the TPS2421 interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. Such transients can easily exceed twice the supply voltage if steps are not taken to address the issue. Typical methods for addressing transients include;

- · Minimizing lead length/inductance into and out of the device
- Voltage Suppressors (TVS) on the input to absorb inductive spikes
- Shottky diode across the output to absorb negative spikes
- A combination of ceramic and electrolytic capacitors on the input and output to absorb energy
- · Use PCB GND planes

The following equation estimates the magnitude of these voltage spikes:

$$V_{\text{SPIKE(absolute)}} = V_{\text{NOM}} + I_{\text{LOAD}} \times \sqrt{\frac{L}{C}}$$

#### where

- V<sub>NOM</sub> is the nominal supply voltage
- I<sub>LOAD</sub> is the load current
- C is the capacitance present at the input or output of the TPS2421
- L equals the effective inductance seen looking into the source or the load

Calculating the inductance due to a straight length of wire is shown in Equation 7.

$$L_{straightwire} \approx 0.2 \times L \times In \left( \frac{4 \times L}{D} - 0.75 \right) \, \left( nH \right)$$

#### where

- . L is the length of the wire
- D is diameter of the wire (7)

Some applications may require the addition of a TVS to prevent transients from exceeding the absolute ratings if sufficient capacitance cannot be included.

(6)



#### Operation

When load current exceeds the user programmed fault limit ( $I_{SET}$ ) during normal operation the fault timer starts. If load current drops below the  $I_{SET}$  threshold before the fault timer expires, normal operation continues. If load current stays above the  $I_{SET}$  threshold the fault timer expires and a fault is declared. When a fault is declared a device operating in latch mode turns off and can be restarted by cycling power or toggling the  $\overline{EN}$  signal. A device operating in retry mode attempts to turn on at a 3% duty cycle until the fault is cleared. When the  $I_{MAX}$  limit is reached during a fault the device goes into current limit and the fault timer keeps running.  $I_{MAX}$  is automatically set to 1.25 times  $I_{SET}$ .

#### **Startup**

When power is first applied to a load with discharged capacitors there is a large inrush current. The inrush is controlled by the TPS2421 by initially entering the power limit mode and turning on the fault timer. See Figure 13. As the charge builds on the capacitor, the current increases to I<sub>MAX</sub>. When the capacitor is fully charged, current output is set by the dc load value, The fault timer is turned off. The FET is then fully enhanced and the power good signal is true.

In order to start properly, the fault timer must be set to exceed the capacitor charge time.

When the load has a resistive component as well as capacitive, the fault time needs to be increased because current to the resistive load is unavailable to charge the capacitor. The startup time for some selected loading is given in Table 2.

Table 2 data was taken with I<sub>SET</sub> equal to 4 A. Lower current settings of TPS2421 do not have a great influence on the start up timer because of operation at power limit. Load capacitance and dc resistance was selected for a measured start time. The start time is measured from the assertion of the EN pin to the assertion of the PG pin.

INPUT VOLTAGE (V)	LOAD CAPACITANCE (μF)	DC LOAD RESISTANCE (Ω)	START TIME (ms)		
		OPEN	2.5		
	220	5	2.7		
5		12	2.6		
5		OPEN	4		
	1000	5	4		
		12	4		
		OPEN	4.4		
	220	5 No start			
40		12	7		
12		OPEN	14		
	1000	5	No start		
		12	23		

Table 2. Start Time for Input Voltage and Output Loading<sup>(1)</sup>

(1)  $I_{SET} = 4 A$ 

Some combinations of loading and current limit settings exceed the 5-W power limit of the internal MOSFET. The output voltage will not turn on regardless of the fault time setting. One way to work with the physical limits that create this problem is to allow the power manager to charge only the capacitive component of the load and use the  $\overline{PG}$  signal to turn on the resistive component. This is common usage in dc-to-dc converters and other electrical equipment with power good inputs.

www.ti.com

#### Start Up Into a Short

The controller attempts to power on into a short for the duration of the timer. Figure 20 shows a small current resulting from power limiting the internal MOSFET. This happens only once for the latch off part, TPS2421-1. For the retry part, TPS2421-2, Figure 19 shows this cycle repeating at an interval based on the  $C_T$  time.

#### **Shutdown Modes**

#### Hard Overload - Fast Trip

When a hard overload causes the load current to exceed  $\sim 1.6 \times I_{SET}$  the TPS2421 immediately shuts off current to the load without waiting for the fault timer to expire. After such a shutoff the TPS2421 enters into startup mode and attempts to apply power to the load.

If the hard overload is caused by a current transient, then a normal startup can be expected with a low probability of disruption to the load, assuming there is sufficient load capacitance to hold up the load during the fractions of a millisecond that make up the fast trip/restart cycle.

If the hard overload is caused by a real, continuous failure then the TPS2421 goes into current limit during the attempt at restart. The timer starts and eventually runs out, shutting off current to the load. See the fast trip Figure 17. When the hard overload occurs the current is turned off, the  $\overline{PG}$  pin becomes false, and the  $\overline{FLT}$  pin stays false. The  $\overline{FLT}$  pin becomes true only when the fault timer times out.

#### **Overcurrent Shutdown**

Overcurrent shutdown occurs when the output current exceeds  $I_{SET}$  for the duration of the fault timer. Figure 9 shows a step rise in output current which exceeds the  $I_{FLT}$  threshold but not the  $I_{MAX}$  threshold. The increased current is on for the duration of the timer. At conclusion of the timer, the output is turned off.

#### Layout

#### **Support Components**

Locate all TPS2421 support components, R<sub>SET</sub>, C<sub>T</sub>, etc. or any input or output voltage clamps, close to their connection pin. Connect the other end of the component to the inner layer GND without trace length.

#### **PowerPad™**

When properly mounted the PowerPad package provides significantly greater cooling ability than an ordinary package. To operate at rated power the Power Pad must be soldered directly to the PC board GND plane directly under the device. The PowerPad is at GND potential and can be connected using multiple vias to inner layer GND. Other planes, such as the bottom side of the circuit board can be used to increase heat sinking in higher current applications.

Refer to Technical Briefs: PowerPAD<sup>TM</sup> Thermally Enhanced Package (TI Literature Number SLMA002) and PowerPAD<sup>TM</sup> Made Easy (TI Literature Number SLMA004) for more information on using this PowerPadTM package.These documents are available at www.ti.com (Search by Keyword).



#### Design Example

This TPS2421 Design supports 12 V to operate a hot plugged disk drive.

The 12 V specification for a disk drive is approximately 1-A operating current and 2-A typical spin-up. Selecting a  $2.5\,$  A setting for  $I_{SET}$  would allow some margin for the operating current and satisfy the start current requirements.

Calculate R<sub>IFLT</sub> using equation Equation 8 or select it using Table 3.

$$R_{IFLT} = \frac{200 \, k\Omega}{I_{FAULT}} \times \frac{200,000}{2.5} = 80 \, (k\Omega)$$
(8)

Because I<sub>SET</sub> satisfies the spin up current, the timer can be set for the additional loading of charging the capacitor. Estimate approximately 20 ms. Use either Equation 9 or Table 3 to estimate the capacitance.

$$C_{CT} = \frac{T_{FAULT}}{38.9 \times 10^3} = 20 \times \frac{10^{-3}}{38.9 \times 10^3} = 0.514 \times 10^{-6}$$
(9)

To alter parameters  $I_{IAX}$ ,  $I_{FAULT}$ ,  $I_{IMON}$  or  $C_{CT}$  use the formulas in the *Pin Description* section or use Table 3.




Figure 21. 12-V, 2.5-A Steady State Current, 3.125-A Max Currrent

#### **NOTE**

D1, D2, and C1 are required only in systems with significant feed and/or load inductance.

#### **Table 3. Typical Design Examples**

I <sub>SET</sub> (A)	R <sub>ISET</sub> (kΩ)	C <sub>CT</sub> (μF)	T <sub>FAULT</sub> (ms)	T <sub>SD</sub> (ms)	I <sub>LOAD(max)</sub> (A)
1	200	0.022	0.86	22	1
1.5	133	0.047	1.83	47	1.5
2	100	0.1	3.89	100	2
2.5	80.6	0.22	8.56	220	2.5
3	65.5	0.47	18.28	470	3
3.5	56.2	0.68	26.45	680	3.5
4	49.9	1	38.9	1000	4





#### **REVISION HISTORY**

Changes from Revision A (March 2009) to Revision B	Page
Changed MARKING	2
<ul> <li>Added For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.</li> </ul>	2
Changes from Revision B (June 2010) to Revision C	Page
Changed T <sub>SD</sub> (ms) column	16
Changes from Revision C (July 2010) to Revision D	Page
Added UL Listed - File Number E169910	1

#### PACKAGE OPTION ADDENDUM



www.ti.com 28-Aug-2010

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS2421-1DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2421-1DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TPS2421-2DDA	ACTIVE	SO PowerPAD	DDA	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
TPS2421-2DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 27-Aug-2010


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2421-1DDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2421-2DDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 27-Aug-2010




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2421-1DDAR	SO PowerPAD	DDA	8	2500	358.0	335.0	35.0
TPS2421-2DDAR	SO PowerPAD	DDA	8	2500	358.0	335.0	35.0

# DDA (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.

PowerPAD is a trademark of Texas Instruments.

# DDA (R-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View


Exposed Thermal Pad Dimensions

4206322-3/I 08/10

NOTE: A. All linear dimensions are in millimeters



# DDA (R-PDSO-G8) PowerPAD™



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Applications Amplifiers** amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com **Energy** www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mgmt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video www.ti.com/wireless-apps Wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

