



### PRECISION ADJUSTABLE CURRENT-LIMITED POWER-DISTRIBUTION SWITCHES

Check for Samples: TPS2556 TPS2557

#### **FEATURES**

- Meets USB Current-Limiting Requirements
- Adjustable Current Limit, 500 mA-5 A (typ)
- +/- 6.5% Current-Limit Accuracy at 4.5 A
- Fast Overcurrent Response 3.5-µS (typ)
- 22-mΩ High-Side MOSFET
- Operating Range: 2.5 V to 6.5 V
- 2-µA Maximum Standby Supply Current
- Built-in Soft-Start
- 15 kV / 8 kV System-Level ESD Capable
- UL Listed\* File No. E169910
- CB & Nemko Certification\*
- \*R<sub>ILIM</sub> ≥ 24.9 kΩ (5A maximum)

#### **APPLICATIONS**


- USB Ports/Hubs
- Digital TV
- Set-Top Boxes
- VOIP Phones

#### DESCRIPTION

The TPS2556/57 power-distribution switches are intended for applications where precision current limiting is required or heavy capacitive loads and short circuits are encountered. These devices offer a programmable current-limit threshold between 500 mA and 5.0 A (typ) via an external resistor. The power-switch rise and fall times are controlled to minimize current surges during turn on/off.

TPS2556/57 devices limit the output current to a safe level by switching into a constant-current mode when the output load exceeds the current-limit threshold. The FAULT logic output asserts low during overcurrent and over temperature conditions.

Copyright © 2009 Texas Instruments Incorporated



#### Figure 1. Typical Application as USB Power Switch

|  | GENERAL SWITCH CATALOG   |   |   |   |   |  |  |  |  |  |  |  |  |
|--|--|---|---|---|---|--|--|--|--|--|--|--|--|
| <b>33 mΩ single</b>                        | <b>80 mΩ, single</b>   | <b>80 mΩ, dual</b>  | <b>80 mΩ, dual</b>  | 80 mΩ, triple   | 80 mΩ, quad   | 80 mΩ, quad  |  |  |  |  |  |  |  |
| TPS202x 0.2 A - 2 A<br>TPS203x 0.2 A - 2 A | TP S2015         1 A           TP S2041B         500 mA           TP S2051B         500 mA           TP S2045A         250 mA           TP S2045         250 mA           TP S205A         250 mA           TP S2065         100 mA           TP S2065         1 A           TP S2065         1 A           TP S2065         1.5 A | TPS2052B         500 mA           TPS2046B         250 mA           TPS2062         1 A           TPS2066         1 A           TPS2060         1.5 A           TPS2064         1.5 A | TPS2080         500 mA           TPS2081         500 mA           TPS2082         500 mA           TPS2090         250 mA           TPS2091         250 mA           TPS2092         250 mA | L J<br>TPS2043B 500 mA<br>TPS2053B 500 mA<br>TPS2047B 250 mA<br>TPS2057A 250 mA<br>TPS2063 1 A<br>TPS2067 1 A | TPS2044B 500 mA<br>TPS2054B 500 mA<br>TPS2054B 250 mA<br>TPS2058 250 mA | TPS2085 500 mA<br>TPS2086 500 mA<br>TPS2087 500 mA<br>TPS2095 250 mA<br>TPS2096 250 mA<br>TPS2097 250 mA |  |  |  |  |  |  |  |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication\_date,

the terr

of the

Texas es not

Products conform to specifications per Instruments standard warranty. Pro to necessarily include testing of all parameter

#### TPS2556 TPS2557 SLVS931 – NOVEMBER 2009



Copyright © 2009 Texas Instruments Incorporated

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

| DEVICE <sup>(1)</sup> | AMBIENT<br>TEMPERATURE <sup>(2)</sup> | ENABLE      | SON <sup>(3)</sup><br>(DRB) | MARKING | RECOMMENDED MAXIMUM<br>CONTINUOUS LOAD CURRENT |  |  |  |  |  |  |  |  |
|-----------------------|---------------------------------------|-------------|-----------------------------|---------|--|--|--|--|--|--|--|--|--|
| TPS2556               | –40°C to 85°C                         | Active low  | TPS2556DRB                  | 2556    | 5.0 A  |  |  |  |  |  |  |  |  |
| TPS2557               | -40 C 10 85 C                         | Active high | TPS2557DRB                  | 2557    | 5.0 A  |  |  |  |  |  |  |  |  |

#### **AVAILABLE OPTIONS AND ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Maximum ambient temperature is a function of device junction temperature and system level considerations, such as power dissipation and board layout. See dissipation rating table and recommended operating conditions for specific information related to these devices.

(3) Add an R suffix to the device type for tape and reel.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1) (2)</sup>

|    |  |   | VALUE                       | UNIT |
|----|--|---|-----------------------------|------|
|    | Voltage  | e range on IN, OUT, EN or EN, ILIM, FAULT | -0.3 to 7                   | V    |
|    | Voltage  | e range from IN to OUT                    | -7 to 7                     | V    |
| Ι  | Continu  | uous output current                       | Internally Limited          |      |
|    | Continuous total power dissipation Continuous FAULT sink current | See the Dissipation Rating<br>Table       |                             |      |
|    | Continu  | uous FAULT sink current                   | 25                          | mA   |
|    | ILIM so  | purce current                             | Internally Limited          | mA   |
|    | ESD  | НВМ                                       | 2                           | kV   |
|    | E9D  | CDM                                       | 500                         | V    |
|    | ESD -  | system level (contact/air) <sup>(3)</sup> | 8/15                        | kV   |
| TJ | Maxim  | um junction temperature                   | -40 to OTSD2 <sup>(4)</sup> | °C   |

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND unless otherwise noted.

(3) Surges per EN61000-4-2, 1999 applied between USB and output ground of the TPS2556EVM (HPA423) evaluation module

(documentation available on the Web.) These were the test levels, not the failure threshold.(4) Ambient over temperature shutdown threshold

#### **DISSIPATION RATING TABLE**

Submit Documentation Feedback

| BOARD                 | PACKAGE | THERMAL<br>RESISTANCE <sup>(1</sup><br>)<br>θ <sub>JA</sub> | THERMAL<br>RESISTANCE<br>θ <sub>JC</sub> | T <sub>A</sub> ≤ 25°C<br>POWER RATING |
|-----------------------|---------|---|--|---------------------------------------|
| High-K <sup>(2)</sup> | DRB     | 41.6 °C/W   | 10.7 °C/W                                | 2403 mW                               |

(1) Mounting per the *PowerPAD<sup>TM</sup> Thermally Enhanced Package* application report (SLMA002).

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3in × 3in, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

Puid ct fold r Link(s) 7. S2556 7PS2 55



#### **RECOMMENDED OPERATING CONDITIONS**

|                   |  |         |  | MIN   | MAX  | UNIT |
|-------------------|--|---------|--|-------|------|------|
| V <sub>IN</sub>   | Input voltage, IN                      |         |  | 2.5   | 6.5  | V    |
| $V_{\text{EN}}$   | Enable voltage                         |         |  | 0 6.5 |      | V    |
| V <sub>/EN</sub>  | Enable voltage                         | TPS2557 |  | 0     | 6.5  | v    |
| V <sub>IH</sub>   | High-level input voltage on EN or EN   |         |  |       |      | V    |
| V <sub>IL</sub>   | Low-level input voltage on EN or EN    |         |  |       | 0.66 | v    |
| I <sub>OUT</sub>  | Continuous output current, OUT         |         |  | 0     | 5    | А    |
|                   | Continuous FAULT sink current          |         |  | 0     | 10   | mA   |
| TJ                | Operating virtual junction temperature |         |  | -40   | 125  | °C   |
| R <sub>ILIM</sub> | Recommended resistor limit range       |         |  | 20k   | 187k | Ω    |

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions,  $V_{/EN} = 0$  V, or  $V_{EN} = V_{IN}$  (unless otherwise noted)

|                     | PARAMETER  |   | MIN   | TYP  | MAX              | UNIT               |      |       |
|---------------------|--|---|---|--|------------------|--------------------|------|-------|
| POWER               | SWITCH   |   |   |  | ·                |                    |      |       |
| _                   | Static drain-source on-state   | $T_J = 25^{\circ}C$                       |   |  |                  | 22                 | 25   | mΩ    |
| r <sub>DS(on)</sub> | resistance   | –40 °C ≤T <sub>J</sub> ≤ 12               | $-40 \text{ °C} \leq T_J \leq 125 \text{ °C}$ |  |                  |                    |      | 11152 |
| +                   | Pice time, output  | V <sub>IN</sub> = 6.5 V                   |   |  | 2                | 3                  | 4    |       |
| t <sub>r</sub>      | Rise time, output  | V <sub>IN</sub> = 2.5 V                   | C <sub>L</sub> = 1 μF                         | $C_{L} = 1 \ \mu F, R_{L} = 100 \ \Omega,$<br>(see Figure 2) |                  | 2                  | 3    | ms    |
| +                   | Fall time, output  | $V_{IN} = 6.5 V$                          | (see Figu                                     |  |                  | 0.8                | 1.0  |       |
| t <sub>f</sub>      | Fair time, output  | V <sub>IN</sub> = 2.5 V                   |   |  | 0.4              | 0.6                | 0.8  | 1     |
| ENABLE              | INPUT EN OR EN   |   |   |  |                  |                    |      |       |
|                     | Enable pin turn on/off threshold   |   |   |  | 0.66             |                    | 1.1  | V     |
|                     | Hysteresis   |   |   |  | 55 <sup>(2</sup> |                    |      | mV    |
| I <sub>EN</sub>     | Input current  | V <sub>EN</sub> = 0 V or 6.5              | V, V <sub>/EN</sub> = 0 V                     | or 6.5 V   | -0.5             |                    | 0.5  | μA    |
| t <sub>on</sub>     | Turn-on time   | — C <sub>I</sub> = 1 µF, R <sub>I</sub> = |   | ( 5 0)   |                  |                    | 9    | ms    |
| t <sub>off</sub>    | Turn-off time  | $C_L = 1 \mu F, R_L =$                    | 100 Ω, (See Fig                               | gure 2)  |                  |                    | 6    | ms    |
| CURREN              |  | · ·                                       |   |  |                  |                    |      |       |
|                     |  |   |   | R <sub>ILIM</sub> = 24.9 kΩ                                  | 4130             | 4450               | 4695 |       |
| I <sub>OS</sub>     | Current-limit threshold (Maximum DC output current I <sub>OUT</sub> delivered<br>load) & Short-circuit current, OUT connected to GND |   | JT delivered to                               | R <sub>ILIM</sub> = 61.9 kΩ                                  | 1590             | 1785               | 1960 | mA    |
|                     |  |   | $R_{ILIM} = 100 \text{ k}\Omega$              |  | 935              | 1100               | 1260 | 1     |
| t <sub>IOS</sub>    | Response time to short circuit V <sub>IN</sub> = 5.0 V (see Figure 3)  |   |   |  |                  | 3.5 <sup>(2)</sup> |      | μs    |

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

(2) These parameters are provided for reference only, and do no constitute part of TI's published specifications for purposes of TI's product warranty.

**INSTRUMENTS** 

**EXAS** 

#### **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating conditions,  $V_{/EN} = 0$  V, or  $V_{EN} = V_{IN}$  (unless otherwise noted)

|                     | PARAMETER                                      | TEST  | CONDITIONS <sup>(1)</sup>                            | MIN | TYP               | MAX  | UNIT |
|---------------------|--|---|--|-----|-------------------|------|------|
| SUPPLY C            | CURRENT  |   |  | 1   |                   |      |      |
| I <sub>IN_off</sub> | Supply current, low-level output               | $V_{IN}$ = 6.5 V, No load on OUT,               | $V_{\overline{EN}} = 6.5 V \text{ or } V_{EN} = 0 V$ |     | 0.1               | 2.0  | μA   |
|                     | Quarte summer bisk laust sutsut                |   | R <sub>ILIM</sub> = 24.9 kΩ                          |     | 95                | 120  | μA   |
| I <sub>IN_on</sub>  | Supply current, high-level output              | $V_{IN} = 6.5 V$ , No load on OUT               | $R_{ILIM} = 100 \text{ k}\Omega$                     |     | 85                | 110  | μA   |
| I <sub>REV</sub>    | Reverse leakage current                        | V <sub>OUT</sub> = 6.5 V, V <sub>IN</sub> = 0 V | T <sub>J</sub> = 25 °C                               |     | 0.01              | 1    | μA   |
| UNDERVO             | DLTAGE LOCKOUT                                 |   |  |     |                   |      |      |
| UVLO                | Low-level input voltage, IN                    | V <sub>IN</sub> rising                          |  |     | 2.35              | 2.45 | V    |
|                     | Hysteresis, IN                                 |   |  |     | 35 <sup>(3)</sup> |      | mV   |
| FAULT FL            | AG   |   |  |     |                   |      |      |
| V <sub>OL</sub>     | Output low voltage, FAULT                      | I <sub>/FAULT</sub> = 1 mA                      |  |     |                   | 180  | mV   |
|                     | Off-state leakage                              | V <sub>/FAULT</sub> = 6.5 V                     |  |     |                   | 1    | μA   |
|                     | FAULT deglitch                                 | FAULT assertion or de-asserti                   | on due to overcurrent condition                      | 6   | 9                 | 13   | ms   |
| THERMAL             | SHUTDOWN                                       |   |  |     |                   |      |      |
| OTSD2               | Thermal shutdown threshold                     |   |  | 155 |                   |      | °C   |
| OTSD                | Thermal shutdown threshold in<br>current-limit |   |  | 135 |                   |      | °C   |
|                     | Hysteresis                                     |   |  |     | 20 <sup>(3)</sup> |      | °C   |


(3) These parameters are provided for reference only, and do no constitute part of TI's published specifications for purposes of TI's product warranty.




#### **DEVICE INFORMATION**

#### **Pin Functions**

| PIN       |         |         | 1/0 | DECODIDITION   |
|-----------|---------|---------|-----|--|
| NAME      | TPS2556 | TPS2557 | I/O | DESCRIPTION  |
| EN        | 4       | -       | I   | Enable input, logic low turns on power switch  |
| EN        | -       | 4       | I   | Enable input, logic high turns on power switch   |
| GND       | 1       | 1       |     | Ground connection; connect externally to PowerPAD  |
| IN        | 2, 3    | 2, 3    | I   | Input voltage; connect a 0.1 $\mu$ F or greater ceramic capacitor from IN to GND as close to the IC as possible.             |
| FAULT     | 8       | 8       | 0   | Active-low open-drain output, asserted during overcurrent or overtemperature conditions.                                     |
| OUT       | 6, 7    | 6, 7    | 0   | Power-switch output  |
| ILIM      | 5       | 5       | 0   | External resistor used to set current-limit threshold; recommended 20 k $\Omega \le R_{ILIM} \le 187 \text{ k}\Omega$ .      |
| PowerPAD™ | _       | _       |     | Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND pin externally. |



#### PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** 

r Li old

bd

ct

P

Figure 2. Test Circuit and Voltage Waveforms

k(s)


Т


Copyright © 2009, Texas Instruments Incorporated

5



#### PARAMETER MEASUREMENT INFORMATION (continued)








Figure 4. Output Voltage vs. Current-Limit Threshold





Figure 5. Typical Characteristics Reference Schematic

Plud ct fold r Li k(s) 7. S2556 7 PS2








V<sub>OUT</sub> 2 V/div


Product folder Link(s) 77 S2556 7 PS2 53















FAULT\_bar 5 V/div 5 A/div t - Time - 5 ms/div Figure 9. Full-Load to Short-Circuit Transient Response






Submit Documentation Feedback

TPS2556

TPS2556 TPS2557 SLVS931-NOVEMBER 2009 **FEXAS INSTRUMENTS** 

Copyright @ 2009 Texas Instruments Incorporated

www.ti.com




Product fold in Link(s) 71 S2556 7 PS2 55

8



#### **TYPICAL CHARACTERISTICS (continued)**



DETAILED DESCRIPTION

#### **OVERVIEW**

The TPS2556/57 is a current-limited, power-distribution switch using N-channel MOSFETs for applications where short circuits or heavy capacitive loads will be encountered. This device allows the user to program the current-limit threshold between 500 mA and 5.0 A (typ) via an external resistor. This device incorporates an internal charge pump and the gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. The TPS2556/57 family limits the output current to the programmed current-limit threshold  $I_{OS}$  during an overcurrent or short-circuit event by reducing the charge pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. The result of limiting the output current to  $I_{OS}$  reduces the output voltage at OUT because N-channel MOSFET is no longer fully enhanced.

#### **OVERCURRENT CONDITIONS**

The TPS2556/57 responds to overcurrent conditions by limiting their output current to  $I_{OS}$ . When an overcurrent condition is detected, the device maintains a constant output current and the output voltage reduces accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS2556/57 ramps the output current to  $I_{OS}$ . The TPS2556/57 will limit the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time  $t_{IOS}$  (see Figure 3). The current-sense amplifier is overdriven during this time and momentarily disables the internal N-channel MOSFET. The current-sense amplifier recovers and ramps the output current to  $I_{OS}$ . Similar to the previous case, the TPS2556/57 will limit the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle.

The TPS2556/57 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C (typ) and then restarts. The TPS2556/57 cycles on/off until the overload is removed (see Figure 10).

Pupelingt Folder Link(s) 71 S2556 TPS2 55



Copyright © 2000 Texas Instruments Incorporated

#### FAULT RESPONSE

The FAULT open-drain output is asserted (active low) during an overcurrent or overtemperature condition. The TPS2556/57 asserts the FAULT signal until the fault condition is removed and the device resumes normal operation. The TPS2556/57 is designed to eliminate false FAULT reporting by using an internal delay "deglitch" circuit for overcurrent (9-ms typ) conditions without the need for external circuitry. This ensures that FAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limit induced fault conditions. The FAULT signal is not deglitched when the MOSFET is disabled due to an overtemperature condition but is deglitched after the device has cooled and begins to turn on. This unidirectional deglitch prevents FAULT oscillation during an overtemperature event.

#### **UNDERVOLTAGE LOCKOUT (UVLO)**

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

#### ENABLE (EN OR EN)

The logic enable controls the power switch and device supply current. The supply current is reduced to less than  $2-\mu A$  when a logic high is present on EN or when a logic low is present on EN. A logic low input on EN or a logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

#### THERMAL SENSE

The TPS2556/57 self protects by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS2556/57 device operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD) turns off the power switch when the die temperature exceeds 135°C (min) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20 °C.

The TPS2556/57 also has a second ambient thermal sensor (OTSD2). The ambient thermal sensor turns off the power switch when the die temperature exceeds 155°C (min) regardless of whether the power switch is in current limit and will turn on the power switch after the device has cooled approximately 20 °C. The TPS2556/57 continues to cycle off and on until the fault is removed.

#### **APPLICATION INFORMATION**

#### INPUT AND OUTPUT CAPACITANCE

Submit Documentation Feedback

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a  $0.1\mu$ F or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply.

Output capacitance is not required, but placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.

Publict folder Link(s) 71 S2556 TPS2 55



(1)

#### **PROGRAMMING THE CURRENT-LIMIT THRESHOLD**

The overcurrent threshold is user programmable via an external resistor. The TPS2556/57 uses an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for  $R_{ILIM}$  is 20 k $\Omega \le R_{ILIM} \le 187$  k $\Omega$  to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for  $R_{ILIM}$ . The following equations approximate the resulting overcurrent threshold for a given external resistor value  $(R_{ILIM})$ . Consult the Electrical Characteristics table for specific current limit settings. The traces routing the  $R_{ILIM}$  resistor to the TPS2556/57 should be as short as possible to reduce parasitic effects on the current-limit accuracy.

$$I_{OSmax}(mA) = \frac{99038V}{R_{ILIM}^{0.947}k\Omega}$$
$$I_{OSnom}(mA) = \frac{111704V}{R_{ILIM}^{1.0028}k\Omega}$$
$$I_{OSmin}(mA) = \frac{127981V}{R_{ILIM}^{1.0708}k\Omega}$$




Figure 19. Current-Limit Threshold vs. R<sub>ILIM</sub>

#### **APPLICATION 1: DESIGNING ABOVE A MINIMUM CURRENT LIMIT**

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 3 A must be delivered to the load so that the minimum desired current-limit threshold is 3000 mA. Use the  $I_{OS}$  equations and Figure 19 to select  $R_{ILIM}$ .

$$I_{OSmin}(mA) = 3000mA$$

$$I_{OSmin}(mA) = \frac{127981V}{R_{ILIM}^{1.0708}k\Omega}$$

$$R_{ILIM}(k\Omega) = \left(\frac{127981V}{I_{OSmin}mA}\right)^{\frac{1}{1.0708}}$$

$$R_{ILIM}(k\Omega) = 33.3k\Omega$$

(2)

Select the closest 1% resistor less than the calculated value:  $R_{ILIM} = 33.2 \text{ k}\Omega$ . This sets the minimum current-limit threshold at 3000 mA . Use the I<sub>OS</sub> equations, Figure 19, and the previously calculated value for  $R_{ILIM}$  to calculate the maximum resulting current-limit threshold.

iold r Link(s) 7, S2556



(3)

 $R_{ILIM}(k\Omega) = 33.2k\Omega$   $I_{OSmax}(mA) = \frac{99038V}{R_{ILIM}^{0.947}k\Omega}$   $I_{OSmax}(mA) = \frac{99038V}{33.2^{0.947}k\Omega}$   $I_{OSmax}(mA) = 3592mA$ 

The resulting maximum current-limit threshold is 3592 mA with a 33.2 k $\Omega$  resistor.

#### APPLICATION 2: DESIGNING BELOW A MAXIMUM CURRENT LIMIT

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 5000 mA to protect an up-stream power supply. Use the  $I_{OS}$  equations and Figure 19 to select  $R_{ILIM}$ .

$$I_{OSmax}(mA) = 5000mA$$

$$I_{OSmax}(mA) = \frac{99038V}{R_{ILIM}^{0.947}k\Omega}$$

$$R_{ILIM}(k\Omega) = \left(\frac{99038V}{I_{OSmax}mA}\right)^{\frac{1}{0.947}}$$

$$R_{ILIM}(k\Omega) = 23.4k\Omega$$

(4)

Select the closest 1% resistor greater than the calculated value:  $R_{ILIM} = 23.7k\Omega$ . This sets the maximum current-limit threshold at 5000 mA . Use the I<sub>OS</sub> equations, Figure 19, and the previously calculated value for  $R_{ILIM}$  to calculate the minimum resulting current-limit threshold.

$$R_{ILIM}(k\Omega) = 23.7k\Omega$$
$$I_{OSmin}(mA) = \frac{127981V}{R_{ILIM}^{1.0708}k\Omega}$$

$$I_{OSmin}(mA) = \frac{127981V}{23.7^{1.0708}k\Omega}$$
$$I_{OSmin}(mA) = 4316mA$$

(5)

The resulting minimum current-limit threshold is 4316 mA with a 23.7  $k\Omega$  resistor.

#### ACCOUNTING FOR RESISTOR TOLERANCE

The previous sections described the selection of  $R_{ILIM}$  given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS2556/57 performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional  $R_{ILIM}$  resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the application examples above. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the  $I_{OS}$ equations to calculate the threshold limits. It is important to use tighter tolerance resistors, e.g. 0.5% or 0.1%, when precision current limiting is desired.

| Desired Neminal                       | Ideal            | Closest 1%       | Resistor    | Tolerance    | Actual Limits   |                 |                 |  |  |  |  |  |
|---------------------------------------|------------------|------------------|-------------|--------------|-----------------|-----------------|-----------------|--|--|--|--|--|
| Desired Nominal<br>Current Limit (mA) | Resistor<br>(kΩ) | Resistor<br>(kΩ) | 1% low (kΩ) | 1% high (kΩ) | IOS MIN<br>(mA) | IOS Nom<br>(mA) | IOS MAX<br>(mA) |  |  |  |  |  |
| 750                                   | 146.9            | 147              | 145.5       | 148.5        | 605             | 749             | 886             |  |  |  |  |  |
| 1000                                  | 110.2            | 110              | 108.9       | 111.1        | 825             | 1002            | 1166            |  |  |  |  |  |
| 1250                                  | 88.2             | 88.7             | 87.8        | 89.6         | 1039            | 1244            | 1430            |  |  |  |  |  |

Pupal ct fold r Link(s) 7. S2556 7 PS255

#### Table 1. Common R<sub>ILIM</sub> Resistor Selections

12



| Table 1. Common R <sub>ILIM</sub> Resistor Selections (continued) |      |      |      |      |      |      |      |  |  |  |  |
|---|------|------|------|------|------|------|------|--|--|--|--|
| 1500  | 73.6 | 73.2 | 72.5 | 73.9 | 1276 | 1508 | 1715 |  |  |  |  |
| 1750  | 63.1 | 63.4 | 62.8 | 64.0 | 1489 | 1742 | 1965 |  |  |  |  |
| 2000  | 55.2 | 54.9 | 54.4 | 55.4 | 1737 | 2012 | 2252 |  |  |  |  |
| 2250  | 49.1 | 48.7 | 48.2 | 49.2 | 1975 | 2269 | 2523 |  |  |  |  |
| 2500  | 44.2 | 44.2 | 43.8 | 44.6 | 2191 | 2501 | 2765 |  |  |  |  |
| 2750  | 40.2 | 40.2 | 39.8 | 40.6 | 2425 | 2750 | 3025 |  |  |  |  |
| 3000  | 36.9 | 36.5 | 36.1 | 36.9 | 2689 | 3030 | 3315 |  |  |  |  |
| 3250  | 34.0 | 34.0 | 33.7 | 34.3 | 2901 | 3253 | 3545 |  |  |  |  |
| 3500  | 31.6 | 31.6 | 31.3 | 31.9 | 3138 | 3501 | 3800 |  |  |  |  |
| 3750  | 29.5 | 29.4 | 29.1 | 29.7 | 3390 | 3764 | 4068 |  |  |  |  |
| 4000  | 27.7 | 27.4 | 27.1 | 27.7 | 3656 | 4039 | 4349 |  |  |  |  |
| 4250  | 26.0 | 26.1 | 25.8 | 26.4 | 3851 | 4241 | 4554 |  |  |  |  |
| 4500  | 24.6 | 24.9 | 24.7 | 25.1 | 4050 | 4446 | 4761 |  |  |  |  |
| 4750  | 23.3 | 23.2 | 23.0 | 23.4 | 4369 | 4773 | 5091 |  |  |  |  |
| 5000  | 22.1 | 22.1 | 21.9 | 22.3 | 4602 | 5011 | 5331 |  |  |  |  |
| 5250  | 21.1 | 21.0 | 20.8 | 21.2 | 4861 | 5274 | 5595 |  |  |  |  |
| 5500  | 20.1 | 20.0 | 19.8 | 20.2 | 5121 | 5539 | 5859 |  |  |  |  |

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the r<sub>DS(on)</sub> of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read r<sub>DS(on)</sub> from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

 $P_D = r_{DS(on)} \times I_{OUT}^2$ 

Where:

 $P_D$  = Total power dissipation (W)

 $r_{DS(on)}$  = Power switch on-resistance ( $\Omega$ )

 $I_{OUT}$  = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

 $T_{J} = P_{D} \times \theta_{JA} + T_{A}$ 

Where:

 $T_A$  = Ambient temperature (°C)  $\theta_{JA}$  = Thermal resistance (°C/W)  $P_D$  = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" r<sub>DS(on)</sub> from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance  $\theta_{JA}$ , and thermal resistance is highly dependent on the individual package and board layout. The Dissipating Rating Table provides examples of thermal resistance for specific packages and board layouts.

Pipal ct folder Link(s) 71 S2556 7 PS1

Copyright © 2009, Texas Instruments Incorporated



#### AUTO-RETRY FUNCTIONALITY

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, FAULTpulls low EN. The part is disabled when EN is pulled below the turn-off theshold, and FAULT goes high impedance allowing  $C_{RETRY}$  to begin charging. The part re-enables when the voltage on EN reaches the turn-on threshold. The auto-retry time is determined by the resistor/capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.




Figure 20. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. The figure below shows how an external logic signal can drive EN through R<sub>FAULT</sub> and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.




Figure 21. Auto-Retry Functionality With External EN Signal

#### **TWO-LEVEL CURRENT-LIMIT CIRCUIT**

Some applications require different current-limit thresholds depending on external system conditions. Figure 22 shows an implementation for an externally-controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see previously discussed "Programming the Current-Limit Threshold" section). A logic-level input enables/disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

NOTE

ILIM should never be driven directly with an external signal.








Figure 22. Two-Level Current-Limit Circuit



#### **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| TPS2556DRBR      | ACTIVE                | SON             | DRB                | 8    | 3000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TPS2556DRBT      | ACTIVE                | SON             | DRB                | 8    | 250            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TPS2557DRBR      | ACTIVE                | SON             | DRB                | 8    | 3000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TPS2557DRBT      | ACTIVE                | SON             | DRB                | 8    | 250            | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| All dimensions are nominal <b>Device</b> | 1   | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--|-----|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS2556DRBR                              | SON | DRB                | 8 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS2556DRBT                              | SON | DRB                | 8 | 250  | 180.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS2557DRBR                              | SON | DRB                | 8 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS2557DRBT                              | SON | DRB                | 8 | 250  | 180.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |

## www.BDTIC.com/TI

Texas Instruments

www.ti.com

#### PACKAGE MATERIALS INFORMATION

6-Aug-2010




\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS2556DRBR | SON          | DRB             | 8    | 3000 | 346.0       | 346.0      | 29.0        |
| TPS2556DRBT | SON          | DRB             | 8    | 250  | 190.5       | 212.7      | 31.8        |
| TPS2557DRBR | SON          | DRB             | 8    | 3000 | 346.0       | 346.0      | 29.0        |
| TPS2557DRBT | SON          | DRB             | 8    | 250  | 190.5       | 212.7      | 31.8        |

# www.BDTIC.com/TI

#### **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

 $\triangle$  The package thermal pad must be soldered to the board for thermal and mechanical performance.

A. See the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



#### **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.



#### THERMAL PAD MECHANICAL DATA

#### <u>DRB (S-PVSON-N8)</u>


#### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters


WWW.

Exposed Thermal Pad Dimensions

TEXAS

EXAS

4206340-3/J 07/10



- B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at
  - www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
   F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products                    |                        | Applications                  |                                   |
|-----------------------------|------------------------|-------------------------------|-----------------------------------|
| Amplifiers                  | amplifier.ti.com       | Audio                         | www.ti.com/audio                  |
| Data Converters             | dataconverter.ti.com   | Automotive                    | www.ti.com/automotive             |
| DLP® Products               | www.dlp.com            | Communications and<br>Telecom | www.ti.com/communications         |
| DSP                         | dsp.ti.com             | Computers and<br>Peripherals  | www.ti.com/computers              |
| Clocks and Timers           | www.ti.com/clocks      | Consumer Electronics          | www.ti.com/consumer-apps          |
| Interface                   | interface.ti.com       | Energy                        | www.ti.com/energy                 |
| Logic                       | logic.ti.com           | Industrial                    | www.ti.com/industrial             |
| Power Mgmt                  | power.ti.com           | Medical                       | www.ti.com/medical                |
| Microcontrollers            | microcontroller.ti.com | Security                      | www.ti.com/security               |
| RFID                        | www.ti-rfid.com        | Space, Avionics & Defense     | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf        | Video and Imaging             | www.ti.com/video                  |
|                             |                        | Wireless                      | www.ti.com/wireless-apps          |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

## www.BDTIC.com/TI