
SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

### features


- Supply Current of 40 μA (Max)
- Precision Supply Voltage Monitor
  - 2.0 V, 2.5 V, 3.3 V, 5.0 V
  - Other Versions on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Battery OK Output
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Manual Switchover to Battery-Backup Mode
- Chip-Enable Gating -3 ns (at V<sub>DD</sub> = 5 V)
   Max. Propagation Delay
- Manual Reset
- Battery Freshness Seal
- 14-Pin TSSOP Package
- Temperature Range . . . −40°C to 85°C

## typical applications

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment



## typical operating circuit





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

Two.ticom/TI

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## description

The TPS3600 family of supervisory circuits monitor and control processor activity. In case of power-fail or brownout conditions, the backup-battery switchover function of TPS3600 allows to run a low-power processor and its peripherals from the installed backup battery without asserting a reset beforehand.


During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage  $(V_{DD} \text{ or } V_{BAT})$  becomes higher than  $V_{res}$ . Thereafter, the supply voltage supervisor monitors  $V_{OUT}$  and keeps  $\overline{\text{RESET}}$  output active as long as  $V_{OUT}$  remains below the threshold voltage  $(V_{IT})$ . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. This delay timer starts its time-out, after  $V_{OUT}$  has risen above the threshold voltage  $(V_{IT})$ . In case of a brownout or power failure of both supply sources, a voltage drop below the threshold voltage  $(V_{IT})$  get detected and the output becomes active (low) again.

The product spectrum is designed for supply voltages of 2 V, 2.5 V, 3.3 V, and 5 V. The circuits are available in a 14-pin TSSOP package. They are characterized for operation over a temperature range of –40°C to 85°C.

#### PACKAGE INFORMATION

T <sub>A</sub>	DEVICE NAME	
-40°C to 85°C	TPS3600D20	
	TPS3600D25	
	TPS3600D33	
	TPS3600D50	

## ordering information application specific versions (see Note)



DEVICE NAME	NOMINAL VOLTAGE, V <sub>NOM</sub>
TPS3600x20 PW	2.0 V
TPS3600x25 PW	2.5 V
TPS3600x33 PW	3.3 V
TPS3600x50 PW	5.0 V

	NOMINAL BATTOK
DEVICE NAME	THRESHOLD VOLTAGE, VBOK
TPS3600Dxx PW	V <sub>IT</sub> + 7%
TPS3600Fxx PW <sup>†</sup>	V <sub>IT</sub> + 6%
TPS3600Hxx PW <sup>†</sup>	V <sub>IT</sub> + 8%
TPS3600Jxx PW <sup>†</sup>	V <sub>IT</sub> + 10%

<sup>†</sup> For the application specific versions, please contact the local TI sales office for availability and lead time.



SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## **FUNCTION TABLES**

V <sub>DD</sub> > V <sub>SW</sub>	V <sub>OUT</sub> > V <sub>IT</sub>	V <sub>DD</sub> > V <sub>BAT</sub>	MSWITCH	MR	Vout	BATTON	RESET	CEOUT
0	0	0	0	0	VBAT	1	0	DIS
0	0	0	0	1	VBAT	1	0	DIS
0	0	0	1	0	VBAT	1	0	DIS
0	0	0	1	1	$V_{BAT}$	1	0	DIS
0	0	1	0	0	$V_{DD}$	0	0	DIS
0	0	1	0	1	$V_{DD}$	0	0	DIS
0	0	1	1	0	VBAT	1	0	DIS
0	0	1	1	1	VBAT	1	0	DIS
0	1	0	0	0	VBAT	1	0	DIS
0	1	0	0	1	V <sub>BAT</sub>	1	1	EN
0	1	0	1	0	V <sub>BAT</sub>	1	0	DIS
0	1	0	1	1	VBAT	1	1	EN
0	1	1	0	0	$V_{DD}$	0	0	DIS
0	1	1	0	1	$V_{DD}$	0	1	EN
0	1	1	1	0	VBAT	1	0	DIS
0	1	1	1	1	VBAT	1	1	EN
1	1	0	0	0	$V_{DD}$	0	0	DIS
1	1	0	0	1	$V_{DD}$	0	1	EN
1	1	0	1	0	VBAT	1	0	DIS
1	1	0	1	1	V <sub>BAT</sub>	1	1	EN
1	1	1	0	0	$V_{DD}$	0	0	DIS
1	1	1	0	1	$V_{DD}$	0	1	EN
1	1	1	1	0	$V_{BAT}$	1	0	DIS
1	1	1	1	1	$V_{BAT}$	1	1	EN

V <sub>BAT</sub> > V <sub>BOK</sub>	BATTOK
0	0
1	1

CONDITION: V<sub>OUT</sub> > V<sub>DD(min)</sub>

CEIN	CEOUT
0	0
1	1


CONDITION: Enabled

PFI > V <sub>PFI</sub>	PFO
0	0
1	1


CONDITION: V<sub>OUT</sub> > V<sub>DD(min)</sub>

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## functional schematic



## timing diagram



NOTES: A. MSWITCH = 0,  $\overline{MR} = 1$ 

NOTES: B. Timing diagram shown under normal operation, not in freshness seal mode.

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## **Terminal Functions**

TERMIN	AL	1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
BATTOK	9	0	Battery status output	
BATTON	6	0	Logic output/external bypass switch driver output	
CEIN	5	I	Chip-enable input	
CEOUT	10	0	Chip-enable output	
GND	3	ı	Ground	
MR	11	I	Manual reset input	
MSWITCH	4	I	Manual switch to force device into battery-backup mode (connect to GND if not used)	
PFI	7	I	Power-fail comparator input (connect to GND if not used)	
PFO	8	0	Power-fail comparator output	
RESET	13	0	Active-low reset output	
VBAT	14	I	Backup-battery input	
$V_{DD}$	2	I	Input supply voltage	
VOUT	1	0	Supply output	
WDI	12	ĺ	Watchdog timer input	

## detailed description

## battery freshness seal

The battery freshness seal of the TPS3600 family disconnects the backup battery from the internal circuitry until it is needed. This ensures that the backup battery connected to  $V_{BAT}$  should be fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V<sub>BAT</sub> (V<sub>BAT</sub> > V<sub>BAT(min)</sub>)
- 2. Ground PFO
- 3. Connect PFI to V<sub>DD</sub> or PFI > V<sub>(PFI)</sub>
- 4. Connect V<sub>DD</sub> to power supply (V<sub>DD</sub> > V<sub>IT</sub>)
- 5. Ground  $\overline{MR}$
- 6. Power down V<sub>DD</sub>
- 7. The freshness seal mode is entered and pins  $\overline{PFO}$  and  $\overline{MR}$  can be disconnected.

The battery freshness seal mode is disabled by the positive-going edge of  $\overline{RESET}$  when  $V_{DD}$  is applied.

## **BATTOK** output

This is a logic feedback of the device to indicate the status of the backup battery. The supervisor checks the battery voltage every 200 ms with a voltage divider load of approximately 100 K $\Omega$  and a measure cycle on-time of 25  $\mu$ s. This measurement cycle starts after the reset is released. If the battery voltage V<sub>BAT</sub> is below the negative-going threshold voltage V<sub>(BOK)</sub>, the indicator BATTOK does a high-to-low transition. Otherwise, its status remains to the V<sub>OUT</sub> level.

**Table 1. Typical Values for BATTOK Indication** 

SUPERVISOR TYPE	V <sub>IT</sub> TYP	V <sub>BOK</sub> MIN	V <sub>BOK</sub> TYP	V <sub>BOK</sub> MAX
TPS3600D20	1.78 V	1.84 V	1.91 V	1.97 V
TPS3600D25	2.22 V	2.3 V	2.38 V	2.46 V
TPS3600D33	2.93 V	3.04 V	3.14 V	3.24 V
TPS3600D50	4.40 V	4.56 V	4.71 V	4.86 V



## detailed description (continued)




Figure 1. BATTOK Timing

## chip-enable signal gating

The internal gating of chip-enable signals (CE) prevents erroneous data from corrupting CMOS RAM during an under-voltage condition. The TPS3600 use a series transmission gate from CEIN to CEOUT. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from CEIN to CEOUT enables the TPS3600 devices to be used with most processors.

The CE transmission gate is disabled and  $\overline{\text{CEIN}}$  is high impedance (disable mode) while reset is asserted. During a power-down sequence when  $V_{DD}$  crosses the reset threshold, the CE transmission gate will be disabled and  $\overline{\text{CEIN}}$  immediately becomes high impedance if the voltage at  $\overline{\text{CEIN}}$  is high. If  $\overline{\text{CEIN}}$  is low during reset is asserted, the CE transmission gate will be disabled same time when  $\overline{\text{CEIN}}$  goes high, or 15  $\mu$ s after reset asserts, whichever occurs first. This will allow the current write cycle to complete during power down. When the CE transmission gate is enabled, the impedance of  $\overline{\text{CEIN}}$  appears as a resistor in series with the load at  $\overline{\text{CEOUT}}$ . The overall device propagation delay through the CE transmission gate depends on  $V_{OUT}$ , the source impedance of the device connected to  $\overline{\text{CEIN}}$  and the load at  $\overline{\text{CEOUT}}$ . To achieve minimum propagation delay, the capacitive load at  $\overline{\text{CEOUT}}$  should be minimized, and a low-output-impedance driver be used.

During disable mode, the transmission gate is off and an active pullup connects  $\overline{\text{CEOUT}}$  to  $V_{\text{OUT}}$ . This pullup turns off when the transmission gate is enabled.




Figure 2. Chip-Enable Timing

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## detailed description (continued)

## power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail input (PFI) will be compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold,  $V_{(PFI)}$ , of 1.15 V typical, the power-fail output  $(\overline{PFO})$  goes low. If it goes above  $V_{(PFI)}$  plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above  $V_{(PFI)}$ . The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to ensure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage.

If the power-fail comparator is unused, connect PFI to ground and leave PFO unconnected.

#### **BATTON**

Most often BATTON is used as a gate drive for an external pass transistor for high-current applications. In addition it can be also used as a logic output to indicate the battery switchover status. BATTON is high when  $V_{OUT}$  is connected to  $V_{BAT}$ .

BATTON can be directly connected to the gate of a PMOS transistor (see Figure 3). No current-limiting resistor is required. When using a PMOS transistor, it must be connected backwards from the traditional method (see Figure 3). This method orients the body diode from  $V_{DD}$  to  $V_{OUT}$  and prevents the backup battery from discharging through the FET when its gate is high.




Figure 3. Driving an External MOSFET Transistor With BATTON

## backup-battery switchover

In the event of a brownout or power failure, it may be necessary to keep a processor running. If a backup battery is installed at  $V_{BAT}$ , the devices automatically connect the processor to backup power when  $V_{DD}$  fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than  $V_{DD}$ , this family of supervisors will not connect  $V_{BAT}$  to  $V_{OUT}$  when  $V_{BAT}$  is greater than  $V_{DD}$ .  $V_{BAT}$  only connects to  $V_{OUT}$  (through a 2- $\Omega$  switch) when  $V_{OUT}$  falls below  $V_{(SWN)}$  and  $V_{BAT}$  is greater than  $V_{DD}$ . When  $V_{DD}$  recovers, switchover is deferred either until  $V_{DD}$  crosses  $V_{BAT}$ , or when  $V_{DD}$  rises above the threshold  $V_{(SWP)}$ . (See the timing diagram)

V <sub>DD</sub> > V <sub>BAT</sub>	V <sub>DD</sub> > V <sub>(SW)</sub>	Vout
1	1	$V_{DD}$
1	0	$V_{DD}$
0	1	$V_{DD}$
0	0	VRAT



SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## detailed description (continued)

## manual switchover (MSWITCH)

While operating in the normal mode from  $V_{DD}$ , the device can be manually forced to operate in the battery-backup mode by connecting MSWITCH to  $V_{DD}$ . The table below shows the different switchover modes.

	MSWITCH	STATUS	
M made	GND	V <sub>DD</sub> mode	
V <sub>DD</sub> mode	$V_{DD}$	Switch to battery-backup mode	
Pattory backup made	GND	Battery-backup mode	
Battery-backup mode	$V_{DD}$	Battery-backup mode	

If the manual switchover feature is not used, MSWITCH must be connected to ground.

## watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure the correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or the DSP have to toggle the watchdog input within typically 0.8 s to avoid a time-out from occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected the watchdog is disabled and will be retriggered internally.

## saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead, WDI is externally driven high for the majority of the time-out period, a current of e.g. 5 V/40  $k\Omega \approx 125 \,\mu\text{A}$  can flow into WDI.




Figure 4. Watchdog Timing

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage:	V <sub>DD</sub> (see Note1)	
	MR and WDI	
	All other pins (see Note 1)	–0.3 V to 7 \
Continuous outpu	it current at V <sub>OUT</sub> : I <sub>O</sub>	300 mA
	All other pins, IO	±10 mA
Continuous total	power dissipation	See Dissipation Rating Table
Operating free-air	rtemperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperat	ure range, T <sub>sta</sub>	–65°C to 150°C
Lead temperature	e soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> < 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
PW	700 mW	5.6 mW/°C	448 mW	364 mW

## recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.65	5.5	V
Battery supply voltage, VBAT	1.5	5.5	V
Input voltage, V <sub>I</sub>	0	V <sub>OUT</sub> + 0.3	V
High-level input voltage, V <sub>IH</sub>	0.7 x V <sub>OUT</sub>		V
Low-level input voltage, all other pins, $V_{\mbox{\scriptsize IL}}$		0.3 x V <sub>OUT</sub>	V
Continuous output current at V <sub>OUT</sub> , I <sub>O</sub>		200	mA
Input transition rise and fall rate at WDI, MSWITCH, $\Delta t/\Delta V$		100	ns/V
Slew rate at V <sub>DD</sub> or V <sub>BAT</sub>		34	mV/μs
Operating free-air temperature range, TA	-40	85	°C



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000h continuously.

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
		RESET,	$V_{OUT} = 2.0 \text{ V},  I_{OH} = -400 \mu\text{A}$	V <sub>OUT</sub> – 0.2 V						
		BATTOK,	V <sub>OUT</sub> = 3.3 V, I <sub>OH</sub> = -2 mA	V 0.4V						
		BATTON	V <sub>OUT</sub> = 5.0 V, I <sub>OH</sub> = -3 mA	VOUT - 0.4 V	V <sub>OUT</sub> – 0.4 V					
			V <sub>OUT</sub> = 1.8 V, I <sub>OH</sub> = -20 μA	V <sub>OUT</sub> – 0.3 V						
	I liab laval avitavit	Invol cutout	V <sub>OUT</sub> = 3.3 V, I <sub>OH</sub> = -80 μA	V 0.4V						
Vон	High-level output voltage		$V_{OUT} = 5.0 \text{ V},  I_{OH} = -120 \mu\text{A}$	V <sub>OUT</sub> – 0.4 V			V			
	voltago	CEOUT	$V_{OUT} = 2.0 \text{ V},  I_{OH} = -1 \text{ mA}$	V <sub>OUT</sub> – 0.2 V			7			
		Enable mode	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -2 \text{ mA}$	V 0.2.V						
		CEIN = V <sub>OUT</sub>	$V_{OUT} = 5.0 \text{ V},  I_{OH} = -5 \text{ mA}$	V <sub>OUT</sub> – 0.3 V						
		CEOUT Disable mode	$V_{OUT} = 3.3 \text{ V},  I_{OH} = -0.5 \text{ mA}$	V <sub>OUT</sub> – 0.4 V						
		RESET.	V <sub>OUT</sub> = 2.0 V, I <sub>OL</sub> = 400 μA			0.2				
		PFO,	V <sub>OUT</sub> = 3.3 V, I <sub>OL</sub> = 2 mA			0.4				
		BATTOK	V <sub>OUT</sub> = 5.0 V, I <sub>OL</sub> = 3 mA			0.4				
VOL	Lavo lavol autout		V <sub>OUT</sub> = 1.8 V, I <sub>OL</sub> = 500 μA			0.2				
	Low-level output voltage	· IBATTON	$V_{OUT} = 3.3 \text{ V},  I_{OL} = 3 \text{ mA}$			0.4	V			
	voltage		$V_{OUT} = 5.0 \text{ V},  I_{OL} = 5 \text{ mA}$			0.4				
		CEOUT	$V_{OUT} = 2.0 \text{ V},  I_{OL} = 1 \text{ mA}$			0.2				
		Enable mode	$V_{OUT} = 3.3 \text{ V},  I_{OL} = 2 \text{ mA}$			0.3				
		CEIN = 0 V	$V_{OUT} = 5.0 \text{ V},  I_{OL} = 5 \text{ mA}$			0.3				
V <sub>res</sub>	Power-up reset voltag	e (see Note 2)	V <sub>BAT</sub> > 1.1 V OR V <sub>DD</sub> > 1.4 V, I <sub>OL</sub> = 20 μA			0.4	V			
			$I_{O} = 5 \text{ mA},  V_{DD} = 1.8 \text{ V}$	V <sub>DD</sub> – 50 mV						
	Normal mode		$I_O = 75 \text{ mA},  V_{DD} = 3.3 \text{ V}$	V <sub>DD</sub> – 150 mV						
Vout			I <sub>O</sub> = 150 mA, V <sub>DD</sub> = 5 V	V <sub>DD</sub> – 250 mV			V			
	Dotton, bookup mode		$I_{O} = 4 \text{ mA}, \qquad V_{BAT} = 1.5 \text{ V}$	V <sub>BAT</sub> – 50 mV						
	Battery-backup mode		$I_O = 75 \text{ mA},  V_{BAT} = 3.3 \text{ V}$	V <sub>BAT</sub> – 150 mV						
r	V <sub>DD</sub> to V <sub>OUT</sub> on-resi	stance	V <sub>DD</sub> = 3.3 V		1	2	Ω			
<sup>r</sup> ds(on)	VBAT to VOUT on-res	sistance	V <sub>BAT</sub> = 3.3 V		1	2	52			
		TPS3600x20		1.74	1.78	1.82				
		TPS3600x25		2.17	2.22	2.27				
$V_{IT}$	Negative-going input	TPS3600x30		2.57	2.63	2.69				
	threshold voltage	TPS3600x33	$T_A = -40^{\circ}C$ to $85^{\circ}C$	2.87	2.93	2.99	V			
	(see Notes 3 and 4)	TPS3600x50		4.31	4.40	4.49				
V(PFI)		PFI		1.13	1.15	1.17				
V(BOK)	TPS3600Dxx			V <sub>IT</sub> + 5.8%	V <sub>IT</sub> + 7.1%	V <sub>IT</sub> + 8.3%				
V(SWN)	Battery switch threshold negative-going VOUT			V <sub>IT</sub> + 1%	V <sub>IT</sub> + 2%	V <sub>IT</sub> + 3.2%	V			

NOTES: 2. The lowest supply voltage at which  $\overline{\text{RESET}}$  becomes active.  $t_{\Gamma(VDD)} \ge 15 \,\mu\text{s/V}$ .

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminal.

4. Voltage is sensed at VOUT

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

	PARAMETER		TEST CO	TEST CONDITIONS			MAX	UNIT	
			1.65 V < V <sub>IT</sub> ·	< 2.5 V		20			
		VIT	2.5 V < V <sub>IT</sub> <	2.5 V < V <sub>IT</sub> < 3.5 V					
			3.5 V < V <sub>IT</sub> <	3.5 V < V <sub>IT</sub> < 5.5 V					
	Hysteresis		1.65 V < V <sub>(BC)</sub>	OK) < 2.5 V		30			
		BATTOK	2.5 V < V <sub>(BO</sub>		60				
Vhys			3.5 V < V <sub>(BO</sub>	3.5 V < V <sub>(BOK)</sub> < 5.5 V				mV	
		PFI				12			
		V <sub>(BSW)</sub>	$V_{DD} = 1.8 \text{ V}$			66			
			1.65 V < V <sub>(S\</sub>		85				
		V(SWN)	2.5 V < V <sub>(SW</sub>	<sub>'N)</sub> < 3.5 V		100			
			3.5 V < V <sub>(SW</sub>		110				
I	High-level input current	WDI (see Note 5)	$WDI = V_{DD} =$	: 5 V			150		
¹IH	nigii-levei input current	MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD} = 5 V$ $WDI = 0 V, V_{DD} = 5 V$		-33		-76	μА	
1	Low-level input current	WDI (see Note 5)					-150	μΑ	
'IL	Low-level input current	MR	$\overline{MR} = 0 \text{ V},$	V <sub>DD</sub> = 5 V	-110		-255		
II	Input current	PFI, MSWITCH	$V_I < V_{DD}$		-25		25	nA	
			PFO = 0 V, V <sub>DD</sub> = 1.8 V				-0.3	-0.3	
los	Short-circuit current	PFO	PFO = 0 V,	$V_{DD} = 3.3 \text{ V}$			-1.1	mA	
			$\overline{PFO} = 0 \text{ V},  V_{DD} = 5 \text{ V}$				-2.4		
	V supply support		Vout = VDD	1			40	A	
I <sub>DD</sub> V <sub>DD</sub> supply current			VOUT = VBA	Т	8		8	μΑ	
L(DAT)	V <sub>BAT</sub> supply current	<u> </u>	$V_{OUT} = V_{DD}$	1	-0.1		0.1	μА	
I(BAT)	ABA1 anbbis content		V <sub>OUT</sub> = V <sub>BAT</sub>				40	μΛ	
l <sub>lkg</sub>	CEIN leakage current		Disable mode			±1	μΑ		
Ci	Input capacitance		$V_{I} = 0 V to 5.0$	0 V		5		pF	

NOTE 5: For details on how to optimize current consumption when using WDI, see the detailed description section.

SLVS336B - DECEMBER 2000 - REVISED JANUARY 2007

## timing requirements at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 85°C

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{DD}$	$V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$	5	1		μs
t <sub>w</sub>	Pulse width	MR	V V - 00VV 00 - V 07 - V	400			
		WDI	$V_{DD} > V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD}, V_{IH} = 0.7 \text{ x } V_{DD}$	100			ns

## switching characteristics at RL= 1 M $\Omega$ , CL = 50 pF, TA = -40°C to 85°C

	PARAMI	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$\frac{V_{DD}}{MR} \ge V_{IT} + 0.2 \text{ V},$ $\frac{V_{DD}}{MR} \ge 0.7 \text{ x } V_{DD},$ See timing diagram	60	100	140	ms
t(tout)	Watchdog time-out		V <sub>DD</sub> > V <sub>IT</sub> + 0.2 V, See timing diagram	0.48	0.8	1.12	s
<sup>t</sup> PLH	Propagation (delay) time, low-to-high-level output	50% RESET to 50% CEOUT	V <sub>OUT</sub> = V <sub>IT</sub>		15		μs
	Propagation (delay) time, high-to-low-level output	V <sub>DD</sub> to RESET	V <sub>IL</sub> = V <sub>IT</sub> - 0.2 V, V <sub>IH</sub> = V <sub>IT</sub> + 0.2 V		2	5	μs
		PFI to PFO	$V_{IL} = V_{(PFI)} - 0.2 V,$ $V_{IH} = V_{(PFI)} + 0.2 V$		3	5	μs
<sup>t</sup> PHL		MR to RESET	$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IL} = 0.3 \text{ x } V_{DD},$ $V_{IH} = 0.7 \text{ x } V_{DD}$		0.1	1	μs
			V <sub>DD</sub> = 1.8 V		5	15	ns
		50% CEIN to 50% CEOUT  CL = 50 pF only (see Note 6)	V <sub>DD</sub> = 3.3 V		1.6	5	ns
		OL = 30 pr only (see Note 0)	V <sub>DD</sub> = 5 V		1	3	ns
	Transition time	V <sub>DD</sub> to BATTON	$V_{IL} = V_{BAT} - 0.2 \text{ V},$ $V_{IH} = V_{BAT} + 0.2 \text{ V},$ $V_{(BAT)} < V_{IT}$			3	μs


NOTE 6: Ensured by design.

## **TYPICAL CHARACTERISTICS**

## **Table of Graphs**

			FIGURE
	Static Drain-source on-state resistance V <sub>DD</sub> to V <sub>OUT</sub>		5
rDS(on)	Static Drain-source on-state resistance VBAT to VOUT	vs Output current	6
` ,	Static Drain-source on-state resistance	vs Chip enable input voltage	7
lDD	Supply current	vs Supply voltage	8, 9
VIT	Normalized threshold voltage	vs Free-air temperature	10
	High-level output voltage at RESET		11, 12
Vон	High-level output voltage at PFO	vs High-level output current	13, 14
	High-level output voltage at CEOUT	]	15, 16, 17, 18
	Low-level output voltage at RESET		19, 20
VOL	Low-level output voltage at CEOUT	vs Low-level output current	21, 22
	Low-level output voltage at BATTON	]	23, 24
	Minimum Pulse Duration at V <sub>DD</sub>	vs Threshold voltage overdrive at V <sub>DD</sub>	25
<sup>t</sup> p(min)	Minimum Pulse Duration at PFI	vs Threshold voltage overdrive at PFI	26













Figure 6


















## HIGH-LEVEL OUTPUT VOLTAGE AT PFO **HIGH-LEVEL OUTPUT CURRENT** 6 V<sub>OH</sub> - High-Level Output Voltage at PFO - V 5 T<sub>A</sub> = -40°C T<sub>A</sub> = 25°C 4 $T_A = 0^{\circ}C$ 3 T<sub>A</sub> = 85°C 2 V<sub>DD</sub> = 5.5 V PFI = 1.4 V $V_{BAT} = GND$ MSWITCH = GND 0 0 -0.5-1 -1.5-2 -2.5 IOH - High-Level Output Current - mA

# Figure 13 HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT CURRENT V(CEIN)= 3.3 V **Enable Mode**



## HIGH-LEVEL OUTPUT VOLTAGE AT PFO HIGH-LEVEL OUTPUT CURRENT 5.55 **Expanded View** V<sub>OH</sub> - High-Level Output Voltage at PFO - V 5.50 T<sub>A</sub> = -40°C 5.45 T<sub>A</sub> = 25°C 5.40 $T_A = 0^{\circ}C$ 5.35 5.30 T<sub>A</sub> = 85°C 5.25 $V_{DD} = 5.5 V$ 5.20 PFI = 1.4 V V<sub>BAT</sub> = GND 5.15 MSWITCH = GND 5.10 -20 -40 -60 -80 -100 -120 -140 -160 -180 -200 IOH - High-Level Output Current - µA

HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT CURRENT

Figure 14






Figure 16

## HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT HIGH-LEVEL OUTPUT CURRENT 3.5 VOH - High-Level Output Voltage at CEOUT 3 $T_A = -40^{\circ}C$ T<sub>A</sub> = 25°C 2.5 $T_A = 0^{\circ}C$ 2 1.5 T<sub>A</sub> = 85°C **Disable Mode** V(CEIN) = open $V_{DD} = 1.65 \text{ V}$ 0.5 MSWITCH = GND 0 -0.5 -1 -1.5 -2 -2.5 0 -3 -3.5-4 -4.5 IOH - High-Level Output Current - mA Figure 17

# LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT



# HIGH-LEVEL OUTPUT VOLTAGE AT CEOUT vs HIGH-LEVEL OUTPUT CURRENT



nigh-Level Output Current - ma

Figure 18

# LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT





Figure 20

# LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT



## Figure 21

# LOW-LEVEL OUTPUT VOLTAGE AT CEOUT vs LOW-LEVEL OUTPUT CURRENT






Figure 22

# LOW-LEVEL OUTPUT VOLTAGE AT BATTON vs LOW-LEVEL OUTPUT CURRENT



# LOW-LEVEL OUTPUT VOLTAGE AT BATTON vs LOW-LEVEL OUTPUT CURRENT



# TPS3600D50 MINIMUM PULSE DURATION AT $V_{DD}$ vs THRESHOLD OVERDRIVE AT $V_{DD}$




Figure 25

## TPS3600D50 MINIMUM PULSE DURATION AT PFI

## THRESHOLD OVERDRIVE AT PFI




Figure 26



## PACKAGE OPTION ADDENDUM

www.ti.com 27-Aug-2009

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
TPS3600D20PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D20PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D20PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D20PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D25PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D25PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D25PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D25PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D33PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D33PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D33PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D33PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D50PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3600D50PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



## PACKAGE OPTION ADDENDUM


www.ti.com 27-Aug-2009


provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 29-Jul-2009


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3600D20PWR	TSSOP	PW	14	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
TPS3600D25PWR	TSSOP	PW	14	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
TPS3600D33PWR	TSSOP	PW	14	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1



www.ti.com 29-Jul-2009




\*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITITICI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3600D20PWR	TSSOP	PW	14	2000	340.5	338.1	20.6
TPS3600D25PWR	TSSOP	PW	14	2000	340.5	338.1	20.6
TPS3600D33PWR	TSSOP	PW	14	2000	340.5	338.1	20.6

## PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications **Products Amplifiers** Audio www.ti.com/audio amplifier.ti.com Data Converters Automotive dataconverter.ti.com www.ti.com/automotive **DLP® Products** www.dlp.com Broadband www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface interface.ti.com www.ti.com/military Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt Security www.ti.com/security power.ti.com Microcontrollers microcontroller.ti.com Telephony www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated