

SLVSAB4A – JUNE 2010 – REVISED JULY 2010

WLED Driver for Notebooks with PWM Interface and Programmable PWM Dimming

Check for Samples: TPS61183

FEATURES

- 4.5 V to 24 V Input Voltage
- 38 V Maximum Output Voltage
- Integrated 2.0 A 40 V MOSFET
- 300 kHz to 1 MHz Programmable Switching Frequency
- Adaptive Boost Output to WLED Voltages
- Wide PWM Dimming Frequency Range
 - 100 Hz to 50 KHz for Direct PWM Mode
 - 100 Hz to 22 KHz for Frequency Programmable Mode
- 100:1 Dimming Ratio at 20 kHz
- 10000:1 Dimming Ratio at 200 Hz (Direct PWM mode)
- Small External Components
- Integrated Loop Compensation
- Six Current Sinks of 30 mA Max
- 1.5% (Typ) Current Matching
- PWM Brightness Interface Control
- PWM Programmable Mode Brightness Dimming Method or Direct PWM Dimming Method
- 4 kV HBM ESD Protection
- Programmable Over Voltage Threshold
- Built-in WLED Open/Short Protection
- Thermal Shutdown
- 20 Lead 4mm ×4mm × 0.8mm TQFN Package

APPLICATIONS


Notebook LCD Display Backlight

DESCRIPTION

The TPS61183 IC provides a highly integrated WLED driver solution for notebook LCD backlight. This device has a built-in high efficiency boost regulator with integrated 2.0A /40V power MOSFET. The six current sink regulators provide high precision current regulation and matching. In total, the device can support up to 60 WLEDs. In addition, the boost output automatically adjusts its voltage to the WLED forward voltage to optimize efficiency.

The TPS61183 supports the programmable brightness dimming method. In this configuration, the dimming duty cycle of the WLED current is controlled by the input PWM signal but the dimming frequency is fixed and set by an external resistor. During direct PWM dimming, the WLED current completely synchronized with the input PWM signal's duty cycle and frequency.

Typical Application – Programmable PWM Mode





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TPS61183



SLVSAB4A-JUNE 2010-REVISED JULY 2010

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

PACKAGE	PACKAGE MARKING
TPS61183	OCL

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder on ti.com (www.ti.com).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		VA	VALUE MIN MAX	
		MIN		
Voltage range (2)	VIN, FAULT	-0.3	24	V
	FPO	-0.3	7	V
	SW	-0.3	40	V
	EN, PWM, IFB1 to IFB4	-0.3	20	V
	on all other pins	-0.3	3.6	V
HBM ESD rating		4		kV
MM ESD rating		200		V
CDM ESD rating		1.5		kV
Continuous power dissipat	ion		hermal ion Table	
Operating junction tempera	ature range	-40	150	°C
Storage temperature range	9	-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	4.5		24	V
V _{OUT}	Output voltage range	VIN		38	V
L1	Inductor, 600 kHz ~ 1 MHz switching frequency	10		22	μH
L1	Inductor, 300 kHz ~ 600 kHz switching frequency	22		47	μH
CI	Input capacitor	1			μF
Co	Output capacitor	1.0	4.7	10	μF
F _{PWM_O}	IFBx PWM dimming frequency - frequency programmable mode	0.1		22 ⁽¹⁾	KHz
F _{PWM_O}	IFBx PWM dimming frequency - direct PWM mode	0.1		50	KHz
F _{PWM_I}	PWM input signal frequency	0.1		22	KHz
F _{BOOST}	Boost regulator switching frequency	300		1000	KHz
T _A	Operating free-air temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

Froquet fold r Link(s TPS61183

(1) 5 µs min pulse on time.

2



THERMAL INFORMATION

		TPS61183	
	THERMAL METRIC ⁽¹⁾	RTJ	UNITS
		20 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	39.9	
θ _{JC(top)}	Junction-to-case(top) thermal resistance	34.0	
θ_{JB}	Junction-to-board thermal resistance	9.9	°C/W
ΨJT	Junction-to-top characterization parameter	0.6	°C/VV
Ψјв	Junction-to-board characterization parameter	9.5	
$\theta_{\text{JC(bottom)}}$	Junction-to-case(bottom) thermal resistance	2	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, PWM/EN = high, IFB current = 20mA, IFB voltage = 500mV, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
V _{IN}	Input voltage range		4.5		24	V
I _{q_VIN}	Operating quiescent current into Vin	Device enable, switching 1MHz and no load, V_{IN} = 24 V			4.0	mA
VDDIO	VDDIO pin output voltage	lload = 5 mA	3.0	3.3	3.6	V
I _{SD}	Shutdown current	$V_{IN} = 12 \text{ V}$, EN = low			11	μA
		$V_{IN} = 24 \text{ V}, \text{ EN} = \text{low}$			16	
V _{IN_UVLO}	V _{IN} under-voltage lockout threshold	V _{IN} ramp down	3.50 3.75		3.50	V
		V _{IN} ramp up			3.75	.75
V _{IN_Hys}	V _{IN} under-voltage lockout hysterisis			250		mV
PWM		·				
V _H	EN Logic high threshold	EN	2.1			V
VL	EN Logic low threshold	EN			0.8	
V _H	PWM Logic high threshold	PWM	2.1			
VL	PWM Logic low threshold	PWM			0.8	
R _{PD}	Pull down resistor on PWM and EN		400	800	1600	kΩ

Copyright © 2010, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, PWM/EN = high, IFB current = 20mA, IFB voltage = 500mV, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT RE	GULATION					
VISET	ISET pin voltage		1.204	1.229	1.253	V
K _{ISET}	Current multiplier			980		
I _{FB}	Current accuracy (average)	I _{ISET} = 20 μA, 0°C - 70°C	-2%		2%	
	Current accuracy (average)	I _{ISET} = 20 μA, -40°C - 85°C	-2.3%		2.3%	
K _m	(I _{max} –I _{min}) / I _{AVG}	I _{ISET} = 20 μA		1.3		%
I _{leak}	IFB pin leakage current	IFB voltage = 15 V, each pin		2	5	μA
		IFB voltage = 5 V, each pin		1	2	
I _{IFB_max}	Current sink max output current	IFB = 350 mV	30			mA
f _{dim}	PWM dimming frequency	R _{FPWM} = 9.09 kΩ		20		kHz
BOOST OUTP	UT REGULATION					
V _{IFB_L}	Output voltage up threshold	Measured on V _{IFB(min)}		350		mV
V_{IFB_H}	Output voltage down threshold	Measured on V _{IFB(min)}		650		mV
POWER SWIT	СН					
R _{PWM_SW}	PWM FET on-resistance	V _{IN} = 12 V		0.25	0.35	Ω
I _{LN_NFET}	PWM FET leakage current	$V_{SW} = 40 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$			2	μA
OSCILLATOR						
f _S	Oscillator frequency	R _{FSW} = 499 kΩ	0.8	1.0	1.2	MHz
D _{max}	Maximum duty cycle	IFB = 0		94%		
OC, SC, OVP	AND SS	-	1		j.	
I _{LIM}	N-Channel MOSFET current limit	D = D _{max}	2.0		3.0	А
V _{CLAMP_TH}	Output voltage clamp program threshold		1.90	1.95	2.00	V
V _{OVP_IFB}	IFB overvoltage threshold	Measured on the IFBx pin, IFB on	12	13.5	15	V
FPO, FAULT						
V _{FPO_L}	FPO Logic low voltage	I_SOURCE = 0.5 mA			0.4	V
V _{FAULT_HIGH}	Fault high voltage	Measured as V _{IN} – V _{FAULT}		0.1		V
V _{FAULT_LOW}	Fault low voltage	Measured as $V_{\text{IN}} - V_{\text{FAULT}}$, Sink, 10 μA	6	8	10	V
I _{FAULT}	Maximum sink current	$V_{IN} - V_{FAULT} = 0 V$		20		μA
THERMAL SH	UTDOWN				I	
T _{shutdown}	Thermal shutdown threshold			150		°C
	Thermal shutdown hysteresis			15		

Brouct old r Lir K(s TPS6 183




TEXAS INSTRUMENTS

www.ti.com

SLVSAB4A -JUNE 2010-REVISED JULY 2010

DEVICE INFORMATION



PowerPAD information goes here.

PIN FUNCTIONS

PIN		D = 0 0 D D = 1 0 U
NAME	NO.	- DESCRIPTION
VDDIO	1	Internal pre_regulator. Connect a 1 µF ceramic capacitor to VDDIO.
EN	2	Enable
FSW	3	Switching frequency selection pin. Use a resistor to set the frequency between 300kHz to 1.0MHz
ISET	4	Full-scale LED current set pin. Connecting a resistor to the pin programs the current level.
FPO	5	Fault protection output to indicate fault conditions including OVP, OC, and OT
IFB1 to IFB6	6,7,8, 10,11,12	Regulated current sink input pins
GND	9,	Analog ground
RFPWM / MODE	13	Dimming frequency program pin with an external resistor / mode selection, see
OVP	14	Over-voltage clamp pin / voltage feedback, see
PGND	15	Power ground
SW	16	Drain connection of the internal power FET
NC	17	No connection
FAULT	18	Fault pin to drive external ISO FET
VIN	19	Supply input pin
PWMIN	20	PWM signal input pin

Fror uct fold in Link(s.: TPS61183

INSTRUMENTS

Texas

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

TITLE	DESCRIPTION	FIGURE
Efficiency vs Load current by output voltage	$V_{IN} = 12 \text{ V}, V_{OUT} = 28 \text{ V}, 32 \text{ V}, 36 \text{ V}, L = 10 \ \mu\text{H}$	Figure 1
Efficiency vs Load current by input voltage	V _{OUT} = 32 V , V _{IN} = 8 V, 12 V, 24 V, L = 10 µH	Figure 2
Efficiency vs PWM duty	V_{OUT} = 32 V , V_{IN} = 8 V, 12 V, 24 V, F_{DIM} = 200 Hz, L = 10 $\mu H,R_{ISET}$ = 62 k Ω	Figure 3
Dimming Linearity	$V_{OUT} = 32 \text{ V}, V_{IN} = 8 \text{ V}, 12 \text{ V}, 24 \text{ V}, F_{DIM} = 20 \text{ KHz}, L = 10 \mu\text{H}, R_{ISET} = 62 k\Omega$	Figure 4
Dimming Linearity	$V_{OUT} = 32 \text{ V}, V_{IN} = 8 \text{ V}, 12 \text{ V}, 24 \text{ V}, F_{DIM} = 200 \text{ Hz}, L = 10 \mu\text{H}, R_{ISET} = 62 k\Omega$	Figure 5
Boost Switching Frequency	$V_{IN} = 12 \text{ V}, V_{OUT} = 33.8 \text{ V}, L = 10 \mu\text{H}, R_{ISET} = 62 k\Omega$	Figure 6
Programmable Dimming Frequency	$V_{IN} = 12 \text{ V}, V_{OUT} = 33.8 \text{ V}, L = 10 \mu\text{H}, R_{ISET} = 62 k\Omega$	Figure 7
Switch waveform	V_{IN} = 8 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 100%, L = 10 µH, R_{ISET} = 62 k Ω	Figure 8
Switch waveform	V_{IN} = 12 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 100%, L = 10 µH, R_{ISET} = 62 k Ω	Figure 9
Programmable PWM dimming $F_{DIM} = 200Hz$, duty = 50%	V_{IN} = 12 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 50%, L = 10 $\mu\text{H},R_{\text{ISET}}$ = 62 k Ω	Figure 10
Programmable PWM dimming $F_{DIM} = 20KHz$, duty = 50%	V_{IN} = 12 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 50%, L = 10 µH, R_{ISET} = 62 k Ω	Figure 11
Output ripple of Programmable PWM dimming	V_{IN} = 12 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 50%, L = 10 µH, R_{ISET} = 62 k Ω	Figure 12
Output ripple of Programmable PWM dimming	V_{IN} = 12 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 70%, L = 10 µH, R_{ISET} = 62 k Ω	Figure 13
Start up waveform	V_{IN} = 12 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 100%, L = 10 µH, R_{ISET} = 62 k Ω	Figure 14
Start up waveform	V_{IN} = 12 V, V_{OUT} = 33.8 V, F_{DIM} = 20 kHz, Duty = 50%, L = 10 µH, R_{ISET} = 62 k Ω	Figure 15





Figure 1. Efficiency vs Load Current by Output Voltage






Figure 2. Efficiency vs Load Current by Input Voltage





Figure 4. Dimming Linearity





Product older Lir (s. TPS6 183

Figure 8. Switch Waveform

Copyright © 2010, Texas Instruments Incorporated

Figure 9. Programmable PWM Waveform

Submit Documentation Feedback

7

TEXAS INSTRUMENTS

www.ti.com

SLVSAB4A-JUNE 2010-REVISED JULY 2010




Figure 10. Programmable PWM Waveform




Figure 12. Output Ripple Waveform




Figure 14. Start Up Waveform

W.

Protuct older Lir k(s TPS61183




Figure 11. Programmable PWM Waveform




Figure 13. Output Ripple Waveform





Figure 15. Start Up Waveform



SLVSAB4A-JUNE 2010-REVISED JULY 2010

www.ti.com

FUNCTIONAL BLOCK DIAGRAM



Propuct, old r Link(s · *TPS61183*

TPS61183

SLVSAB4A-JUNE 2010-REVISED JULY 2010



www.ti.com

DETAILED DESCRIPTION

NORMAL OPERATION

The TPS61183 is a high efficiency, high output voltage white LED driver for notebook panel backlighting applications. The advantages of white LEDs compared to CCFL backlights are higher power efficiency and lower profile design. Due to the large number of white LEDs required to provide backlighting for medium to large display panels, the LEDs must be arranged in parallel strings of several LEDs in series. Therefore, the backlight driver for battery powered systems is almost always a boost regulator with multiple current sink regulators. For normal operation there must be enough white LEDs in series to ensure the output voltage stays above the input voltage range. Having more white LEDs in series reduces the number of parallel strings and therefore improves overall current matching. However, the efficiency of the boost regulator declines due to the need for high output voltage.

The TPS61183 IC has integrated all of the key function blocks to power and control up to 60 white LEDs. The device includes a 40 V / 2.0 A boost regulator, six 30 mA current sink regulators, and a protection circuit for over-current, over-voltage, Open LED, Short LED, and output short circuit failures.

The TPS61183 integrates programmable PWM dimming methods with the PWM interface to control output dimming frequency independently with input frequency. An optional direct PWM mode is user selectable through the RFPWM/MODE selection function.

SUPPLY VOLTAGE

The TPS61183 IC has a built-in linear regulator to supply the IC analog and logic circuit. The VDDIO pin, output of the regulator, is connected to a 1 μ F bypass capacitor for the regulator to be controlled in a stable loop. VDDIO does not have high current sourcing capability for external use but it can be tied to the EN pin for start up.

BOOST REGULATOR AND PROGRAMMABLE SWITCH FREQUENCY (FSCLT)

The fixed-frequency PWM boost converter uses current-mode control and has integrated loop compensation. The internal compensation ensures stable output over the full input and output voltage ranges assuming the recommended inductance and output capacitance values in Equation 1 are used. The output voltage of the boost regulator is automatically set by the IC to minimize voltage drop across the IFB pins. The IC regulates the lowest IFB pin to 350 mV, and constantly adjusts the boost output voltage to account for any changes in LED forward voltages. If the input voltage is higher than the sum of the white LED forward voltage drops (e.g., at low duty cycles), the boost converter is not able to regulate the output due to its minimum duty cycle limitation. In this case, increase the number of WLEDs in series or include series ballast resistors in order to provide enough headroom for the converter to boost the output voltage. Since the TPS61183 integrates a 2.0A/40V power MOSFET, the boost converter can provide up to a 38 V output voltage.

The TPS61183 switching frequency can be programmed between 300 kHz to 1.0MHz by the resistor value on the FSW pin according to Equation 1:

$$F_{SW} = \frac{5 \times 10^{11}}{R_{FSW}}$$

(1)

Where: $R_{FSW} = FSW$ pin resistor

See Figure 6 for boost converter switching frequency adjustment resistor R_{FSW} selection.

The adjustable switching frequency feature provides the user with the flexibility of choosing the switching frequency. A faster switching frequency will allow for an inductor with smaller inductance and footprint while a slower switching frequency could potentially yield higher efficiency due to lower switching losses. Use Equation 1 or refer to Table 1 to select the correct value:

R _{FLCT}	Fsw
833K	600 KHz
625K	800 KHz
499K	1 MHz

Froquet, old r Link(s TPS61183

Table 1. R _F	sw Recommendations
-------------------------	--------------------



LED CURRENT SINKS

(S

SLVSAB4A -JUNE 2010-REVISED JULY 2010

The six current sink regulators embedded in the TPS61183 can be collectively configured to provide up to a maximum of 30 mA each. These six specialized current sinks are accurate to within $\pm 2\%$ max for currents at 20 mA, with a string-to-string difference of $\pm 1.5\%$ typical.

The IFB current must be programmed to the highest WLED current expected using the ISETH pin resistor and Equation 2.

$$I_{FB} = \frac{V_{ISETH}}{R_{ISETH}} \times K_{ISET}$$

(2)

Where:

$$\begin{split} & \mathsf{K}_{\mathsf{ISET}} = 980 \text{ (current multiple)} \\ & \mathsf{V}_{\mathsf{ISETH}} = 1.229 \mathsf{V} \text{ (ISETH pin voltage)} \\ & \mathsf{R}_{\mathsf{ISETH}} = \mathsf{ISETH} \text{ pin resistor} \end{split}$$

ENABLE AND STARTUP

The internal regulator which provides VDDIO wakes up as soon as V_{IN} is applied even when EN is low. This allows the IC to start when EN is tied to the VDDIO pin; however, VDDIO does not come to full regulation until EN is high. The TPS61183 checks the status of all current feedback channels and shuts down any unused feedback channels. It is recommended to short the unused channels to ground for faster startup.

After the device is enabled, if the PWMIN pin is left floating, the output voltage of the TPS61183 regulates to the minimum output voltage. Once the IC detects a voltage on the PWMIN pin, the TPS61183 begins to regulate the IFB pin current, as pre-set per the ISETH pin resistor, according to the duty cycle of the signal on the PWMIN pin. The boost converter output voltage rises to the appropriate level to accommodate the sum of the white LED string with the highest forward voltage drops plus the headroom of the current sink at that current.

Pulling the EN pin low shuts down the IC, resulting in the IC consuming less than 11 µA in shutdown mode.

IFB PIN UNUSED

The TPS61183 has open/short string detection. For an unused IFB string, simply short it to ground or leave it open. Shorting unused IFB pins to ground for faster startup is recommended.

BRIGHTNESS DIMMING CONTROL

The TPS61183 has programmable PWM dimming control with the PWM control interface.

The internal decoder block detects duty cycle information from the input PWM signal, saves it in an eight bit register and delivers it to the output PWM dimming control circuit. The output PWM dimming control circuit turns on/off six output current sinks at the PWM frequency set by RFPWM and the duty cycle from the decoder block.

The TPS61183 also has direct PWM dimming control with the PWM control interface. In direct PWM mode, each current sink turns on/off at the same frequency and duty cycle as the input PWM signal. See the Mode Selection section for dimming mode selection.

When in programmable PWM mode, it is recommended to insert a series resistor of $10k\Omega$ to $20k\Omega$ value close to PWMIN pin. This resistor together with an internal capacitor forms a low pass R-C filter with 30ns to 60ns time constant. This prevents possible high frequency noises being coupled into the input PWM signal and causing interference to the internal duty cycle decoding circuit. However, it is not necessary for direct PWM mode since the duty cycle decoding circuit is disabled during the direct PWM mode.

ADJUSTABLE PWM DIMMING FREQUENCY AND MODE SELECTION (R_FPWM / MODE)

The TPS61183 can operate in programmable mode or direct PWM mode. Tying the RFPWM/MODE pin to VDDIO forces the IC to operate in direct PWM mode. Alternatively, a resistor between the RFPWM/MODE pin and ground sets the IC into programmable mode with the value of the resistor determines the PWM dimming frequency. Use Equation 3 or refer to Table 2 to select the correct value:

$$F_{\text{DIM}} = \frac{1.818 \times 10^8}{R_{\text{FPWM}}}$$

Copyright © 2010, Texas Instruments Incorporated

(3)

11


Where: R_{FPWM} = RFPWM pin resistor

R _{FPWM}	F _{DIM}		
866 kΩ	210 Hz		
437 kΩ	420 Hz		
174 kΩ	1.05 kHz		
9.09 kΩ	20 kHz		

Table 2. R_{FPWM} Recommendations

MODE SELECTION – PROGRAMMABLE PWM DIMMING OR DIRECT PWM DIMMING

The programmable dimming method or direct PWM dimming method can be selected through the RFPWM/MODE pin. By attaching an external resistor to the RFPWM/MODE pin, the default programmable PWM mode can be selected. To select direct PWM mode, the RFPWM/MODE pin needs to be tied to the VDDIO pin. The RFPWM/MODE pin can be noise sensitive when R2 has high impedance. In this case, careful layout or a parallel bypassing capacitor improves noise sensitivity but the value of the parallel capacitor may not exceed 33 pF for oscillator stability.






Figure 16. Programmable Dimming Mode Selection

Figure 17. Direct PWM Dimming Mode Selection



Submit Documentation Feedback



www.ti.com



SLVSAB4A -JUNE 2010-REVISED JULY 2010

www.ti.com

PROGRAMMABLE PWM DIMMING

 F_{DIM} is the PWM dimming frequency which is determined by the value of R_{FPWM} on the RFPWM/MODE pin. Figure 18 provides the detailed timing diagram of the programmable PWM dimming mode.




Figure 18. Programmable PWM Dimming Timing Diagram



TPS61183



www.ti.com

SLVSAB4A-JUNE 2010-REVISED JULY 2010

DIRECT PWM DIMMING

In direct PWM mode, all current feedback channels are turned on and off and are synchronized with the input PWM signal.




Figure 19. Direct PWM Dimming Timing Diagram

OVER VOLTAGE CLAMP / VOLTAGE FEEDBACK (OVP / FB)

The over voltage clamp prevents the boost converter from being damaged due to over voltage in the event there are no LEDs or failed LEDs in the feedback path. The correct divider ratio is important for optimum operation of the TPS61183. It can be noise sensitive if R_{upper} and R_{down} have high impedance. Careful layout is required. Also, choose lower resistance values for R_{upper} and R_{down} when power dissipation allows. Use the following guidelines to choose the divider value.

Step1. Determine the maximum output voltage, V_O, for the system according to the number of series WLEDs.

Step2. Select an R_{upper} resistor value (1 M Ω for a typical application; a lower value such as 100 k Ω for a noisy environment).

Step3. Calculate R_{down} using Equation 4.

$$V_{OVP} = \left(\frac{R_{upper}}{R_{down}} + 1\right) \times V_{OV_TH}$$

Submit Documentation Feedback

(4)

Where: $V_{OV_TH} = 1.95 V$

When the IC detects that the OVP pin exceeds 1.95 V typical, indicating that the output voltage is over the set threshold point, the OVP circuitry clamps the output voltage to the set threshold.

Prosuct old r Lirk(s TPS6183

Copyright © 2010 Texas Instruments Incorporated



CURRENT SINK OPEN PROTECTION

For the TPS61183, if one of the WLED strings is open, the IC automatically detects and disables that string. The IC detects the open WLED string by sensing no current in the corresponding IFB pin. As a result, the IC deactivates the open IFB pin and removes it from the voltage feedback loop. Subsequently, the output voltage drops and is regulated to the minimum voltage required for the connected WLED strings. The IFB current of the connected WLED strings remains in regulation.

If any IFB pin voltage exceeds the IFB over-voltage threshold (13.5 V typical), the IC turns off the corresponding current sink and removes this IFB pin from the regulation loop. The current regulation of the remaining IFB pins is not affected. This condition often occurs when there are several shorted WLEDs in one string. WLED mismatch typically does not create large voltage differences among WLED strings.

The IC only shuts down if it detects that all of the WLED strings are open. If an open string is reconnected again, a power-on reset (POR) or EN pin toggling is required to reactivate a previously deactivated string.

OVER CURRENT AND SHORT CIRCUIT PROTECTION

The TPS61183 has a pulse-by-pulse over-current limit of 2.0 A (min). The PWM switch turns off when the inductor current reaches this current threshold. The PWM switch remains off until the beginning of the next switching cycle. This protects the IC and external components during on overload conditions. When there is a sustained over-current condition, the IC turns off and requires a POR or EN pin toggling to restart. Under severe over-load and/or short circuit conditions, the boost output voltage can be pulled below the required regulated voltage to keep all of the white LEDs operating. Under this condition, the current flows directly from input to output through the inductor and schottky diode. To protect the TPS61183, the device shuts down immediately. The IC restarts after input POR or EN pin toggling.

THERMAL PROTECTION

When the junction temperature of the TPS61183 is over 150°C, the thermal protection circuit is triggered and shuts down the device immediately. Only a POR or EN pin toggling clears the protection and restarts the device.

Froeuct, old r Link(s TPS61183

TPS61183

SLVSAB4A-JUNE 2010-REVISED JULY 2010

APPLICATION INFORMATION

INDUCTOR SELECTION

Because selection of the inductor affects power supply steady state operation, transient behavior, and loop stability, the inductor is the most important component in switching power regulator design. There are three specifications most important to the performance of the inductor: inductor value, dc resistance, and saturation current. The TPS61183 is designed to work with inductor values between 10 µH and 47 µH. A 10 µH inductor is typically available in a smaller or lower profile package, while a 47 µH inductor may produce higher efficiency due to a slower switching frequency and/or lower inductor ripple. If the boost output current is limited by the over-current protection of the IC, using a 10 µH inductor and the highest switching frequency maximizes controller output current capability.

Internal loop compensation for PWM control is optimized for the external component values, including typical tolerances, recommended in Table 3. Inductor values can have ±20% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0 A value depending on how the inductor vendor defines saturation. In a boost regulator, the inductor dc current can be calculated with Equation 5.

$$I_{DC} = \frac{Vout \times Iout}{Vin \times \eta}$$

Where:

Vout = boost output voltage lout = boost output current Vin = boost input voltage η = power conversion efficiency, use 90% for TPS61183 applications

The inductor current peak-to-peak ripple can be calculated with Equation 6.

$$I_{PP} = \frac{1}{L \times \left(\frac{1}{Vout - Vin} + \frac{1}{Vin}\right) \times F_{S}}$$

Where:

 I_{PP} = inductor peak-to-peak ripple L = inductor value F_{S} = Switching frequency Vout = boost output voltage Vin = boost input voltage

Submit Documentation Feedback

Therefore, the peak current seen by the inductor is calculated with Equation 7.

$$I_{\rm P} = I_{\rm DC} + \frac{I_{\rm PP}}{2}$$

(7)

(5)

(6)

Select an inductor with a saturation current over the calculated peak current. To calculate the worst case inductor peak current, use the minimum input voltage, maximum output voltage, and maximum load current.

Regulator efficiency is dependent on the resistance of its high current path and switching losses associated with the PWM switch and power diode. Although the TPS61183 IC has optimized the internal switch resistance, the overall efficiency is affected by the inductor dc resistance (DCR). Lower DCR improves efficiency. However, there is a trade off between DCR and inductor footprint; furthermore, shielded inductors typically have higher DCR than unshielded ones. Table 3 lists the recommended inductors.

Table 5. Recommended inductor for TPS61185				
	L(µH)	DCR(mΩ)	Isat(A)	Size (L × W × H mm)
токо				
A915AY – 4R7M	4.7	38	1.87	5.2 × 5.2 × 3.0
A915AY – 100M	10	75	1.24	5.2 × 5.2 × 3.0
TDK				+

uct_old_r Lir_k(s • *TPS61183*

Table 3 Recommanded Inductor for TPS61193

16



www.ti.com



SLVSAB4A -JUNE 2010-REVISED JULY 2010

 Table 3. Recommended Inductor for TPS61183 (continued)

SLF6028T – 4R7N1R6	4.7	38	1.87	5.2 × 5.2 × 3.0
SLF6028T - 4R7N1R6	10	75	1.24	5.2 × 5.2 × 3.0

OUTPUT CAPACITOR SELECTION

The output capacitor is mainly selected to meet the requirement for output ripple and loop stability. This ripple voltage is related to the capacitance of the capacitor and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated with Equation 8:

$$Cout = \frac{(Vout - Vin) \times lout}{Vout \times F_S \times Vripple}$$

(8)

Where:

Vripple = peak-to-peak output ripple. The additional part of the ripple caused by ESR is calculated using:

Additionally, it is sometimes necessary to be aware of the output ripple voltage due to the ESR of the output capacitor where Vripple_ESR = lout x RESR. Due to its low ESR, Vripple_ESR can be neglected for ceramic capacitors, but must be considered if tantalum or electrolytic capacitors are used. The controller output voltage also ripples due to the load transient that occurs during PWM dimming. The TPS61183 adopts a patented technology to limit this type of output ripple even with the minimum recommended output capacitance. In a typical application, the output ripple is less than 250 mV during PWM dimming with a 4.7 μ F output capacitor. However, the output ripple decreases with higher output capacitances.

ISOLATION FET SELECTION

The TPS61183 provides a gate driver to an external P channel MOSFET which can be turned off during device shutdown or fault condition. This MOSFET can provide a true shutdown function and also protect the battery from output short circuit conditions. The source of the PMOS should be connected to the input, and a pull-up resistor is required between the source and gate of the FET to keep the FET off during IC shutdown. To turn on the isolation FET, the FAULT pin is pulled low and clamped at 8 V below the VBAT pin voltage. During device shutdown or fault condition, the isolation FET is turned off, and the input voltage is applied on the isolation MOSFET. During a short circuit condition, the catch diode (D2 in the typical application circuit) is forward biased when the isolation FET is turned off. The drain of the isolation FET swings below ground. The voltage across the isolation FET can be momentarily greater than the input voltage. Therefore, select a 30 V PMOS for a 24 V maximum input. The on resistance of the FET has a large impact on power conversion efficiency since the FET carries the input voltage. Select a MOSFET with $R_{ds(on)}$ less than 100 m Ω to limit the power losses.

LAYOUT CONSIDERATION

As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths. The input capacitor, C1 in the typical application circuit in , needs not only to be close to the VIN pin, but also to the GND pin in order to reduce the input ripple seen by the IC. The input capacitor, C1 in the typical application circuit, should also be placed close to the inductor. C2 is the filter and noise decoupling capacitor for the internal linear regulator powering the internal digital circuits. It should be placed as close as possible between the VDDIO and AGND pins to prevent any noise insertion to the digital circuits. The SW pin carries high current with fast rising and falling edges. Therefore, the connection between the pin to the inductor and schottky diode should be kept as short and wide as possible. It is also beneficial to have the ground of the output capacitor C3 close to the PGND pin since there is a large ground return current flowing between them. When laying out signal grounds, it is recommended to use short traces separated from power ground traces, and connect them together at a single point, for example on the thermal pad. The thermal pad needs to be soldered on to the PCB and connected to the GND pin of the IC.

Froduct old r Link(s. *TPS61183*

SLVSAB4A-JUNE 2010-REVISED JULY 2010

REVISION HISTORY

CI	hanges from Original (June 2010) to Revision A	Page
•	Changed Typical Application graphic	1
•	Changed value of ceramic capacitor from 0.1 to 1 µF	5
•	Changed value of bypass capacitor from 0.1 to 1 µF	10
•	Changed BRIGHTNESS DIMMING CONTROL section	11
•	Deleted PWM BRIGHTNESS CONTROL INTERFACE section	12

Submit Documentation Feedback



www.ti.com



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS61183RTJR	ACTIVE	QFN	RTJ	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
TPS61183RTJT	ACTIVE	QFN	RTJ	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61183RTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS61183RTJT	QFN	RTJ	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2


www.BDTIC.com/TI

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

19-Aug-2010




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61183RTJR	QFN	RTJ	20	3000	346.0	346.0	29.0
TPS61183RTJT	QFN	RTJ	20	250	190.5	212.7	31.8

www.BDTIC.com/TI

MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



THERMAL PAD MECHANICAL DATA

RTJ (S-PWQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

www.BD www.scom/TI

RTJ (S-PWQFN-N20) PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

www.BDTIC.com/TI