![Texas Instruments logo]

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
**TPS622310, TPS622311, TPS622312, TPS622313, TPS622314**

2 MHz / 3 MHz Ultra Small Step Down Converter in 1x1.5 SON Package

FEATURES

- 2 MHz / 3 MHz Switch Frequency
- Up to 94% Efficiency
- Output Peak Current up to 500mA
- Excellent AC and Transient Load Regulation
- High PSRR (up to 90dB)
- Small External Output Filter Components 1μH/ 4.7μF
- V_{IN} range from 2.05V to 6V
- Optimized Power Save Mode For Low Output Ripple Voltage
- Forced PWM Mode Operation
- Typ. 22 μA Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Small 1 × 1.5 × 0.6mm^3 SON Package
- 12 mm^2 Minimum Solution Size
- Supports 0.6 mm Maximum Solution Height
- Soft Start with typ. 100μs Start Up Time

APPLICATIONS

- LDO Replacement
- Portable Audio, Portable Media
- Cell Phones
- Low Power Wireless
- Low Power DSP Core Supply
- Digital Cameras

DESCRIPTION

The TPS6223X device family is a high frequency synchronous step down DC-DC converter optimized for battery powered portable applications. It supports up to 500mA output current and allows the use of tiny and low cost chip inductors and capacitors.

With a wide input voltage range of 2.05V to 6V the device supports applications powered by Li-Ion batteries with extended voltage range. The minimum input voltage of 2.05V allows as well the operation from Li-primary or two alkaline batteries. Different fixed output voltage versions are available from 1.0V to 3.3V.

The TPS6223X series features switch frequency up to 3.8MHz. At medium to heavy loads, the converter operates in PWM mode and automatically enters Power Save Mode operation at light load currents to maintain high efficiency over the entire load current range.

Because of its excellent PSRR and AC load regulation performance, the device is also suitable to replace linear regulators to obtain better power conversion efficiency.

The Power Save Mode in TPS6223X reduces the quiescent current consumption down to 22μA during light load operation. It is optimized to achieve very low output voltage ripple even with small external component and features excellent ac load regulation.

For very noise sensitive applications, the device can be forced to PWM Mode operation over the entire load range by pulling the MODE pin high. In the shutdown mode, the current consumption is reduced to less than 1μA. The TPS6223X is available in a 1 × 1.5mm^2 6 pin SON package.

Total area is less than 12mm²

www.BDTIC.com/TI

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C −APRIL 2009−REVISED APRIL 2010

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T_A	PART NUMBER[1]	OUTPUT VOLTAGE[2]	FREQUENCY [MHz]	PACKAGE DESIGNATOR	ORDERING	PACKAGE MARKING
−40°C to 85°C	TPS62230	2.5 V	3	DRY	TPS62230DRY	GV
	TPS62231	1.8 V	3	DRY	TPS62231DRY	GW
	TPS62232	1.2 V	3	DRY	TPS62232DRY	GX
	TPS62239	1.0 V	3	DRY	TPS62239DRY	OP
	TPS622311	1.1V	2	DRY	TPS622311DRY	PA
	TPS62235	1.2V	2	DRY	TPS62235DRY	OQ
	TPS622313	1.3 V	3	DRY	TPS62213DRY	QG
	TPS622314	1.5 V	3	DRY	TPS622314DRY	QF
	TPS62236	1.85V	2	DRY	TPS62236DRY	OR
	TPS622312	2.0 V	3	DRY	TPS622312DRY	QE
	TPS62234	2.1 V	3	DRY	TPS62234DRY	OH
	TPS62238	2.25 V	3	DRY	TPS62238DRY	ON
	TPS622310	2.3 V	3	DRY	TPS622310DRY	OT
	TPS6223-2.7[3]	2.7 V	3	DRY		
	TPS6223-2.9[3]	2.9 V	3	DRY		
	TPS62233	3.0 V	3	DRY	TPS62233DRY	OG
	TPS62237	3.3V	2	DRY	TPS62237DRY	OS

(1) The DRY package is available in tape on reel. Add R suffix to order quantities of 3000 parts per reel, T suffix for 250 parts per reel.
(2) Contact TI for other fixed output voltage options
(3) Device status is product preview, contact TI for more details

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) [1]

			VALUE	UNIT
V_I	Voltage at VIN and SW Pin[2]		−0.3 to 7	V
	Voltage at EN, MODE Pin[2]		−0.3 to V_{IN} +0.3, ≤7	V
	Voltage at FB Pin [2]		−0.3 to 3.6	V
	Peak output current		internally limited	A
	ESD rating[3]	HBM Human body model	2	kV
		CDM Charge device model	1	
		Machine model	200	V
	Power dissipation		Internally limited	
T_J	Maximum operating junction temperature		−40 to 125	°C
T_{stg}	Storage temperature range		−65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
(3) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

www.BDTIC.com/TI

TEXAS INSTRUMENTS

www.ti.com

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C −APRIL 2009−REVISED APRIL 2010

DISSIPATION RATINGS[1]

PACKAGE	$R_{\theta JA}$	POWER RATING FOR $T_A \leq 25°C$	DERATING FACTOR ABOVE $T_A = 25°C$
1 x 1.5 SON	234°C/W[2]	420 mW	4.2 mW/°C

(1) Maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} and T_A. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = [T_{J(max)} − T_A]/\theta_{JA}$.
(2) This thermal data is measured with high-K board (4 layers board according to JESD51-7 JEDEC standard).

RECOMMENDED OPERATING CONDITIONS

operating ambient temperature T_A = −40 to 85°C (unless otherwise noted)[1]

			MIN	NOM	MAX	UNIT
Supply voltage V_{IN} [2]			2.05		6	V
Effective inductance				2.2		µH
Effective capacitance			2.0	4.7		µF
Recommended minimum supply voltage	$V_{OUT} \leq V_{IN}$ -1 V[3]	500 mA maximum I_{OUT} [4]		3.0	3.6	V
		350mA maximum I_{OUT} [5]		2.5	2.7	
	$V_{OUT} \leq 1.8V$	60 mA maximum output current[5]			2.05	
Operating virtual junction temperature range, T_J			−40		125	°C

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ($T_{A(max)}$) is dependent on the maximum operating junction temperature ($T_{J(max)}$), the maximum power dissipation of the device in the application ($P_{D(max)}$), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A(max)} = T_{J(max)} − (\theta_{JA} \times P_{D(max)})$.
(2) The minimum required supply voltage for startup is 2.05 V. The part is functional down to the falling UVL (Under Voltage Lockout) threshold.
(3) For a voltage difference between minimum V_{IN} and V_{OUT} of ≥ 1 V
(4) Typical value applies for T_A = 25°C, maximum value applies for T_A = 70°C with $T_J \leq 125°C$, PCB layout needs to support proper thermal performance.
(5) Typical value applies for T_A = 25°C, maximum value applies for T_A = 85°C with $T_J \leq 125°C$, PCB layout needs to support proper thermal performance.

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C −APRIL 2009− REVISED APRIL 2010

www.ti.com

ELECTRICAL CHARACTERISTICS

V_{IN} = 3.6V, V_{OUT} = 1.8V, EN = V_{IN}, MODE = GND, T_A = −40°C to 85°C[1] typical values are at T_A = 25°C (unless otherwise noted), C_{IN} = 2.2µF, L = 2.2µH, C_{OUT} = 4.7µF, see parameter measurement information

| PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY							
V_{IN}	Input voltage range [2]			2.05		6	V
I_Q	Operating quiescent current	I_{OUT} = 0mA. PFM mode enabled (Mode = 0) device not switching			22	40	µA
		I_{OUT} = 0mA. PFM mode enabled (Mode = 0) device switching, V_{IN} = 3.6V, V_{OUT} = 1.2V			25		µA
		I_{OUT} = 0 mA. Switching with no load (MODE/DATA = V_{IN}), PWM operation, V_{OUT} = 1.8V, L = 2.2µH			3		mA
I_{SD}	Shutdown current	EN = GND[3]			0.1	1	µA
UVLO	Undervoltage lockout threshold	Falling			1.8	1.9	V
		Rising			1.9	2.05	V
ENABLE, MODE THRESHOLD							
$V_{IH\ TH}$	Threshold for detecting high EN, MODE	2.05 V ≤ V_{IN} ≤ 6V , rising edge			0.8	1	V
$V_{IL\ TH\ HYS}$	Threshold for detecting low EN, MODE	2.05 V ≤ V_{IN} ≤ 6V , falling edge		0.4	0.6		V
I_{IN}	Input bias Current, EN, MODE	EN, MODE = GND or V_{IN} = 3.6V			0.01	0.5	µA
POWER SWITCH							
$R_{DS(ON)}$	High side MOSFET on-resistance	V_{IN} = 3.6V, T_{Jmax} = 85°C; $R_{DS(ON)}$ max value			600	850	mΩ
	Low Side MOSFET on-resistance				350	480	
I_{LIMF}	Forward current limit MOSFET high-side	V_{IN} = 3.6V, open loop		690	850	1050	mA
	Forward current limit MOSFET low side			550	840	1220	mA
T_{SD}	Thermal shutdown	Increasing junction temperature			150		°C
	Thermal shutdown hysteresis	Decreasing junction temperature			20		°C
CONTROLLER							
t_{ONmin}	Minimum ON time	V_{IN} 3.6V, V_{OUT} = 1.8V, Mode = high, I_{OUT} = 0 mA			135		ns
t_{OFFmin}	Minimum OFF time				40		ns
OUTPUT							
V_{REF}	Internal Reference Voltage				0.70		V
V_{OUT}	Output voltage accuracy[4]	V_{IN} = 3.6V, Mode = GND, device operating in PFM Mode, I_{OUT} = 0mA			0%		
		V_{IN} = 3.6V, MODE = V_{IN}, I_{OUT} = 0 mA	T_A = 25°C	−2.0%		2.0%	
			T_A = −40°C to 85°C	−2.5%		2.5%	
	DC output voltage load regulation	PWM operation, Mode = V_{IN} = 3.6V, V_{OUT} = 1.8 V			0.001		%/mA
	DC output voltage line regulation	I_{OUT} = 0 mA, Mode = V_{IN}, 2.05V ≤ V_{IN} ≤ 6V			0		%/V
t_{Start}	Start-up Time	Time from active EN to V_{OUT} = 1.8V, V_{IN} = 3.6V, 10Ω load			100		µs
I_{LK_SW}	Leakage current into SW pin	V_{IN} = V_{OUT} = V_{SW} = 3.6 V, EN = GND[5]			0.1	0.5	µA

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ($T_{A(max)}$) is dependent on the maximum operating junction temperature ($T_{J(max)}$), the maximum power dissipation of the device in the application (PD(max)), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A(max)} = T_{J(max)} − (\theta_{JA} \times P_{D(max)})$.

(2) The minimum required supply voltage for startup is 2.05V. The part is functional down to the falling UVL (Under Voltage Lockout) threshold

(3) Shutdown current into VIN pin, includes internal leakage

(4) V_{IN} = V_O + 1.0 V

(5) The internal resistor divider network is disconnected from FB pin.

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com

SLVS941C −APRIL 2009−REVISED APRIL 2010

DRY PACKAGE
(TOP VIEW)

```
        MODE  1        6  FB
          SW  2        5  EN
         VIN  3        4  GND
```

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO		
VIN	3	PWR	V_{IN} power supply pin.
GND	4	PWR	GND supply pin
EN	5	IN	This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.
SW	2	OUT	This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this terminal
FB	6	IN	Feedback Pin for the internal regulation loop. Connect this pin directly to the output capacitor.
MODE	1	IN	MODE pin = high forces the device to operate in PWM mode. Mode = low enables the Power Save Mode with automatic transition from PFM (Pulse frequency mode) to PWM (pulse width modulation) mode.

FUNCTIONAL BLOCK DIAGRAM

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C −APRIL 2009−REVISED APRIL 2010

www.ti.com

PARAMETER MEASUREMENT INFORMATION

V_{IN} = 2.05 V to 6 V

TPS6223X

VIN SW

EN FB

MODE GND

C_{IN} 2.2 µF

L = 1/2.2 µH

V_{OUT}

C_{OUT} 4.7 µF

C_{IN}: Murata GRM155R60J225ME15D 2.2 µF 0402 size

C_{OUT}: Murata GRM188R60J475ME 4.7 µF 0603 size, VOUT >= 1.8 V

C_{OUT}: Taiyo Yuden AMK105BJ475MV 4.7 µF 0402 size, VOUT = 1.2 V

l: Murata LQM2HPN1R0MJ0 1 µH, LQM2HPN2R2MJ0 2.2 µH,
size 2.5x2.0x1.2mm^3

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
η	Efficiency	vs Load current	1, 2, 3, 4, 5, 6, 7
η	Efficiency	vs Output Current	8, 9, 10, 11
V_O	Output voltage	vs Output current	12, 13, 14, 15, 16, 17
	Switching frequency	vs Output current	18, 19, 20, 21, 22, 23, 24, 25, 26, 27
I_Q	Quiescent current	vs Ambient temperature	28
I_{SD}	Shutdown current	vs Ambient temperature	29
$r_{DS(ON)}$	PMOS Static drain-source on-state resistance	vs Supply voltage and ambient temperature	30
	NMOS Static drain-source on-state resistance	vs Supply voltage and ambient temperature	31
PSRR	Power supply rejection ratio	vs Frequency	32
	Typical operation		33, 34, 35
	Line transient response	PFM	36
		PWM	37
	Mode transition PFM / forced PWM		38
	AC - load regulation performance		39, 40, 41
	Load transient response		42, 43, 44, 45
	Start-up		46, 47
	Spurious Output Noise, 12R Load		48
	Spurious Output Noise, 100R Load		49

www.BDTIC.com/TI

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com

SLVS941C –APRIL 2009–REVISED APRIL 2010

TYPICAL CHARACTERISTICS (continued)

Figure 1. Efficiency PFM/PWM Mode 2.5V Output Voltage

Figure 2. Efficiency Forced PWM Mode 2.5V Output Voltage

Figure 3. Efficiency PFM/PWM MODE 1.8V Output Voltage

Figure 4. Efficiency Forced PWM Mode 1.8V Output voltage

www.BDTIC.com/TI

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C – APRIL 2009 – REVISED APRIL 2010

TEXAS INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 5. Efficiency PFM/PWM Mode 1.2V Output voltage

Figure 6. Efficiency Forced PWM Mode 1.2V Output Voltage

Figure 7. Comparison Efficiency vs Inductor Value and Size

Figure 8. Comparison Efficiency vs I_{OUT} – TPS62233

www.BDTIC.com/TI

TEXAS INSTRUMENTS

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com

SLVS941C –APRIL 2009–REVISED APRIL 2010

TYPICAL CHARACTERISTICS (continued)

Figure 9. Comparison Efficiency vs I_{OUT} – TPS62235

Figure 10. Comparison Efficiency vs I_{OUT} – TPS62236

Figure 11. Comparison Efficiency vs I_{OUT} – TPS622311

Figure 12. 2.5V Output Voltage Accuracy forced PWM Mode

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C −APRIL 2009−REVISED APRIL 2010

TEXAS
INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 13. 2.5V Output Voltage Accuracy PFM/PWM Mode

Figure 14. 1.8V Output Voltage Accuracy PFM/PWM Mode

Figure 15. 1.8V Output Voltage Accuracy Forced PWM MODE

Figure 16. 1.2V Output Voltage Accuracy Forced PWM MODE

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com

SLVS941C −APRIL 2009−REVISED APRIL 2010

TYPICAL CHARACTERISTICS (continued)


Figure 17. 1.2V Output Voltage Accuracy PFM/PWM MODE

Figure 18. Switching Frequency vs Output Current, 1.8V Output Voltage MODE = GND

Figure 19. Switching Frequency vs Output Current, 1.8V Output Voltage MODE = GND

Figure 20. Switching Frequency vs Output Current, 1.8V Output Voltage MODE = V_{IN}

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C −APRIL 2009−REVISED APRIL 2010

www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 21. Switching Frequency vs Output Current, 2.5V Output Voltage MODE = GND

Figure 22. Switching Frequency vs Output Current, 2.5V Output Voltage MODE = V$_{IN}$

Figure 23. Switching Frequency vs Output Current, 1.2V Output Voltage MODE = GND

Figure 24. Switching Frequency vs Output Current, 1.2V Output Voltage MODE = V$_{IN}$

TEXAS INSTRUMENTS

www.ti.com

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C – APRIL 2009 – REVISED APRIL 2010

TYPICAL CHARACTERISTICS (continued)

Figure 25. Switching Frequency vs Output Current, 1.2V Output Voltage MODE = PFM – TPS62235

Figure 26. Switching Frequency vs Output Current, 1.85V Output Voltage MODE = PFM – TPS62236

Figure 27. Switching Frequency vs Output Current, 1.1V Output Voltage MODE = PFM – TPS622311

Figure 28. Quiescent Current I_Q vs Ambient Temperature T_A

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C –APRIL 2009–REVISED APRIL 2010

www.ti.com

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)

Figure 29. Shutdown Current I_{SD} vs Ambient Temperature T_A

Figure 30. PMOS R_{DSON} vs Supply Voltage V_{IN} and Ambient Temperature T_A

Figure 31. NMOS R_{DSON} vs Supply Voltage V_{IN} and Ambient Temperature T_A

Figure 32. TPS62231 1.8V PSRR

www.BDTIC.com/TI

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com

SLVS941C −APRIL 2009−REVISED APRIL 2010

TYPICAL CHARACTERISTICS (continued)


Figure 33. PFM Mode Operation I$_{OUT}$ = 10mA


Figure 34. PFM Mode Operation I$_{OUT}$ = 10mA


Figure 35. Forced PWM Mode Operation I$_{OUT}$ = 10mA

**Figure 36. Line Transient Response PFM Mode**

www.BDTIC.com/TI

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C –APRIL 2009–REVISED APRIL 2010

TEXAS
INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 37. Line Transient Response PWM Mode

Figure 38. Mode Transition PFM / Forced PWM Mode

Figure 39. AC – Load Regulation Performance 2.5V V_{OUT} PFM Mode

Figure 40. AC – Load Regulation Performance 2.5V V_{OUT} PWM Mode

Copyright © 2009–2010, Texas Instruments Incorporated

www.BDTIC.com/TI

![Texas Instruments]

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com   SLVS941C –APRIL 2009–REVISED APRIL 2010

TYPICAL CHARACTERISTICS (continued)

Figure 41. AC – Load Regulation Performance 1.8V V$_{OUT}$ PFM Mode


**Figure 42. Load Transient Response 5mA to 200mA PFM to PWM Mode, V$_{OUT}$ 2.5V**

**Figure 43. Load Transient Response 5mA to 200mA, Forced PWM Mode, V$_{OUT}$ 2.5V**

Figure 44. Load Transient Response 5mA to 150mA, PFM to PWM Mode, V$_{OUT}$ 1.8V

www.BDTIC.com/TI

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

TEXAS INSTRUMENTS

SLVS941C –APRIL 2009– REVISED APRIL 2010

www.ti.com

## TYPICAL CHARACTERISTICS (continued)

Figure 45. Load Transient Response 5mA to 150mA, Forced PWM Mode, V_{OUT} 1.8V


Figure 46. Start Up into 20Ω Load, V_{OUT} 2.5V


Figure 47. Startup in 1V Pre-biased Output

Figure 48. Spurious Output Noise, 12R Load, TPS62231

www.BDTIC.com/TI

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com

SLVS941C –APRIL 2009–REVISED APRIL 2010

TYPICAL CHARACTERISTICS (continued)

Figure 49. Spurious Output Noise, 100R Load, TPS62231

DETAILED DESCRIPTION

The TPS6223X synchronous step down converter family includes a unique hysteretic PWM controller scheme which enables switch frequencies over 3MHz, excellent transient and AC load regulation as well as operation with cost competitive external components.

The controller topology supports forced PWM Mode as well as Power Save Mode operation. Power Save Mode operation reduces the quiescent current consumption down to $22\mu A$ and ensures high conversion efficiency at light loads by skipping switch pulses.

In forced PWM Mode, the device operates on a quasi fixed frequency, avoids pulse skipping, and allows filtering of the switch noise by external filter components.

The TPS6223X devices offer fixed output voltage options featuring smallest solution size by using only three external components.

The internal switch current limit of typical 850mA supports output currents of up to 500mA, depending on the operating condition.

A significant advantage of TPS6223X compared to other hysteretic PWM controller topologies is its excellent DC and AC load regulation capability in combination with low output voltage ripple over the entire load range which makes this part well suited for audio and RF applications.

OPERATION

Once the output voltage falls below the threshold of the error comparator, a switch pulse is initiated, and the high side switch is turned on. It remains turned on until a minimum on time of t_{ONmin} expires and the output voltage trips the threshold of the error comparator or the inductor current reaches the high side switch current limit. Once the high side switch turns off, the low side switch rectifier is turned on and the inductor current ramps down until the high side switch turns on again or the inductor current reaches zero.

In forced PWM Mode operation, negative inductor current is allowed to enable continuous conduction mode even at no load condition.

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

SLVS941C −APRIL 2009−REVISED APRIL 2010

www.ti.com

POWER SAVE MODE

Connecting the MODE pin to GND enables the automatic PWM and power-save mode operation. The converter operates in quasi fixed frequency PWM mode at moderate to heavy loads and in the PFM (Pulse Frequency Modulation) mode during light loads, which maintains high efficiency over a wide load current range.

In PFM Mode, the device starts to skip switch pulses and generates only single pulses with an on time of t_{ONmin}. The PFM Mode frequency depends on the load current and the external inductor and output capacitor values. The PFM Mode of TPS6223X is optimized for low output voltage ripple if small external components are used. Even at low output currents, the PFM frequency is above the audible noise spectrum and makes this operation mode suitable for audio applications.

The on time t_{ONmin} can be estimated to:

$$t_{ONmin} = \frac{V_{OUT}}{V_{IN}} \times 260 \text{ ns}$$

(1)

Therefore, the peak inductor current in PFM mode is approximately:

$$I_{LPFMpeak} = \frac{(V_{IN} - V_{OUT})}{L} \times t_{ONmin}$$

(2)

With

    t_{ON}: High side switch on time [ns]
    V_{IN}: Input voltage [V]
    V_{OUT}: Output voltage [V]
    L : Inductance [μH]
    $I_{LPFMpeak}$: PFM inductor peak current [mA]

FORCED PWM MODE

Pulling the MODE pin high forces the converter to operate in a continuous conduction PWM mode even at light load currents. The advantage is that the converter operates with a quasi fixed frequency that allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads.

For additional flexibility, it is possible to switch from power-save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

100% DUTY CYCLE LOW DROPOUT OPERATION

The device starts to enter 100% duty cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the High Side switch is turned on 100% for one or more cycles.

With further decreasing V_{IN} the High Side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$V_{IN}min = V_{OUT}max + I_{OUT}max \times \left(R_{DS(on)}max + R_L\right)$$

(3)

With:

    $I_{OUT}max$ = maximum output current plus inductor ripple current
    $R_{DS(on)}max$ = maximum P-channel switch RDSon.
    R_L = DC resistance of the inductor
    $V_{OUT}max$ = nominal output voltage plus maximum output voltage tolerance

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com   SLVS941C – APRIL 2009 – REVISED APRIL 2010

UNDER VOLTAGE LOCKOUT

The under voltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on the switch or rectifier MOSFET under undefined conditions. The TPS6223X devices have a UVLO threshold set to 1.8V (typical). Fully functional operation is permitted for input voltage down to the falling UVLO threshold level. The converter starts operation again once the input voltage trips the rising UVLO threshold level.

SOFT START

The TPS6223X has an internal soft-start circuit that controls the ramp up of the output voltage and limits the inrush current during start-up. This limits input voltage drops when a battery or a high-impedance power source is connected to the input of the converter.

The soft-start system generates a monotonic ramp up of the output voltage and reaches the nominal output voltage typically 100µs after EN pin was pulled high.

Should the output voltage not have reached its target value by this time, such as in the case of heavy load, the converter then operates in a current limit mode set by its switch current limits.

TPS6223X is able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

ENABLE / SHUTDOWN

The device starts operation when EN is set high and starts up with the soft start as previously described. For proper operation, the EN pin must be terminated and must not be left floating.

Pulling the EN pin low forces the device into shutdown, with a shutdown quiescent current of typically 0.1µA. In this mode, the P and N-channel MOSFETs are turned off, the internal resistor feedback divider is disconnected, and the entire internal-control circuitry is switched off.

The EN input can be used to control power sequencing in a system with various DC/DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails.

SHORT-CIRCUIT PROTECTION

The TPS6223X integrates a High Side and Low Side MOSFET current limit to protect the device against heavy load or short circuit. The current in the switches is monitored by current limit comparators. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is turned off and the N-channel MOSFET is turned on to ramp down the current in the inductor. The High Side MOSFET switch can only turn on again, once the current in the Low Side MOSFET switch has decreased below the threshold of its current limit comparator.

THERMAL SHUTDOWN

As soon as the junction temperature, T_J, exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

![Texas Instruments]

SLVS941C −APRIL 2009− REVISED APRIL 2010

www.ti.com

APPLICATION INFORMATION


**Figure 50. TPS62230 2.5V Output**

Figure 51. TPS62231 1.8V Output

Figure 52. TPS62232 1.2V Output

OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS6223X is optimized to operate with effective inductance values in the range of 0.7μH to 4.3μH and with effective output capacitance in the range of 2.0μF to 15μF. The internal compensation is optimized to operate with an output filter of L = 1.0μH/2.2μH and C_{OUT} = 4.7μF. Larger or smaller inductor/capacitor values can be used to optimize the performance of the device for specific operation conditions. For more details, see the *CHECKING LOOP STABILITY* section.

INDUCTOR SELECTION

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT}. Equation 4 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 5. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_L = Vout \times \frac{1 - \dfrac{Vout}{Vin}}{L \times f} \tag{4}$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2} \tag{5}$$

With:

f = Switching Frequency
L = Inductor Value
ΔI_L= Peak to Peak inductor ripple current
I_{Lmax} = Maximum Inductor current

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com   SLVS941C −APRIL 2009−REVISED APRIL 2010

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e., quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance, $R_{(DC)}$, and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS6223X converters.

Table 1. List of inductors

INDUCTANCE [μH]	DIMENSIONS [mm3]	INDUCTOR TYPE	SUPPLIER
1.0/2.2	2.5 × 2.0 × 1.2	LQM2HPN1R0MJ0	Murata
2.2	2.0 × 1.2 × 0.55	LQM21PN2R2	Murata
1.0/2.2	2.0 × 1.2 × 1.0	MIPSZ2012	FDK
1.0/2.2	2.0 × 2.5 × 1.2	MIPSA2520	FDK
1.0/2.2	2.0 × 1.2 × 1.0	KSLI2012 series	Hitachi Metal

OUTPUT CAPACITOR SELECTION

The unique hysteretic PWM control scheme of the TPS62230 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At light load currents the converter operate in Power Save Mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM Mode.

INPUT CAPACITOR SELECTION

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications a 2.2μF to 4.7μF ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering. Because ceramic capacitor loses up to 80% of its initial capacitance at 5V, it is recommended to use 4.7μF input capacitors for input voltages > 4.5V.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or V_{IN} step on the input can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

Table 2 shows a list of tested input/output capacitors.

Table 2. List of Capacitor

CAPACITANCE [μF]	SIZE	CAPACITOR TYPE	SUPPLIER
2.2	0402	GRM155R60J225	Murata
4.7	0402	AMK105BJ475MV	Taiyo Yuden
4.7	0402	GRM155R60J475	Murata
4.7	0402	CL05A475MQ5NRNC	Samsung
4.7	0603	GRM188R60J475	Murata

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

TEXAS INSTRUMENTS

SLVS941C −APRIL 2009−REVISED APRIL 2010

www.ti.com

CHECKING LOOP STABILITY

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I_L
- Output ripple voltage, $V_{OUT(AC)}$

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta I_{(LOAD)}$ x ESR, where ESR is the effective series resistance of C_{OUT}. $\Delta I_{(LOAD)}$ begins to charge or discharge C_O generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET $r_{DS(on)}$) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.

LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB line should be connected to the output capacitor and routed away from noisy components and traces (e.g. SW line).


Figure 53. Recommended PCB Layout for TPS6223X

Copyright © 2009–2010, Texas Instruments Incorporated

TPS62230, TPS62231, TPS62232, TPS62233, TPS62234
TPS62235, TPS62236, TPS62237, TPS62238, TPS62239
TPS622310, TPS622311, TPS622312, TPS622313, TPS622314

www.ti.com   SLVS941C –APRIL 2009–REVISED APRIL 2010

REVISION HISTORY

Note: Page numbers of current version may differ from previous versions.

DRY (S–PUSON–N6)

Example Board Layout

Example Stencil Design
(Note E, F, G)

Example Solder Mask Clearance
(Note D)

Example Pad Geometry
(Note C)

4208310/B 05/08

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over–print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
TPS62230DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62230DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622310DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622310DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622311DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622311DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622312DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622312DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622313DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622313DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622314DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS622314DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62231DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62231DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62232DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62232DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62233DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62233DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62234DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62234DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62235DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62235DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62236DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62236DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62237DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/Ball Finish	MSL Peak Temp [3]
TPS62237DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62238DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62238DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62239DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS62239DRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.BDTIC.com/TI

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62230DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS62230DRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS62231DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS62231DRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS62232DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS62232DRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS62233DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS62233DRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1

www.BDTIC.com/TI

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62230DRYR	SON	DRY	6	5000	220.0	205.0	50.0
TPS62230DRYT	SON	DRY	6	250	220.0	205.0	50.0
TPS62231DRYR	SON	DRY	6	5000	220.0	205.0	50.0
TPS62231DRYT	SON	DRY	6	250	220.0	205.0	50.0
TPS62232DRYR	SON	DRY	6	5000	220.0	205.0	50.0
TPS62232DRYT	SON	DRY	6	250	220.0	205.0	50.0
TPS62233DRYR	SON	DRY	6	5000	220.0	205.0	50.0
TPS62233DRYT	SON	DRY	6	250	220.0	205.0	50.0

www.BDTIC.com/TI

DRY (R−PDSO−N6)   PLASTIC SMALL OUTLINE

$\frac{1,50}{1,40}$ ⟶ A

B

6   5   4

$\frac{1,05}{0,95}$

1   2   3

Pin 1 Index Area

$\frac{0,60}{0,51}$

∥ | 0,05 | C

0,10 Nominal
Lead Frame

Seating Plane

⌒ | 0,05 | C

$\frac{0,05}{0,00}$
Seating Height

C

1,00

0,50

$\frac{0,40}{0,30}$

1   2   3

6X $\frac{0,10}{0,00}$

Pin 1 Identifier
0,10 X 45°

5X $\frac{0,40}{0,25}$

5X $\frac{0,35}{0,25}$

6   5   4

6X $\frac{0,25}{0,15}$

| ⊕ | 0,10 Ⓜ C A B |
| | 0,05 Ⓜ C |

Bottom View

4207181/C 02/2009

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   SON (Small Outline No−Lead) package configuration.
         D.   This package complies to JEDEC MO−287 variation UFAD.

TEXAS
INSTRUMENTS
www.ti.com

www.BDTIC.com/TI