

2.25 MHz Step Down Converter with Dual LDOs and SVS

Check for Samples: [TPS65000](#), [TPS65001](#), [TPS650001](#), [TPS650003](#), [TPS650006](#), [TPS650061](#)

FEATURES

- **Step-Down Converters:**
 - V_{IN} Range From 2.3V to 6V
 - Spread Spectrum Clock (SSC) Generation for Reduced EMI
 - 2.25MHz Fixed Frequency Operation
 - 600mA or 1A (TPS650061) Output Current
- **LDOs:**
 - V_{IN} Range From 1.6V to 6V
 - Adjustable Output Voltage
 - Up to 300mA Output Current
 - Separate Power Inputs and Enables
- **Supply Voltage Supervisor (TPS65001)**
 - Manual Reset Input for Push Button
 - Adjustable Reset Time
 - Adjustable Reset Voltage
- 3mm × 3mm 16-Pin QFN (TPS65000)
- 3mm × 3mm 20-Pin QFN (TPS65001)

APPLICATIONS

- Point of Load
- Embedded Processor Power
- Cell Phones, Smart-Phones
- PDAs, Pocket PCs
- Portable Media Players


DESCRIPTION

The TPS65000 and TPS65001 are single chip Power Management ICs for portable applications. Both devices combine a single step-down converter with two low dropout regulators. The step-down converter enters a low power mode at light load for maximum efficiency across the widest possible range of load currents. For low noise applications, the devices can be forced into fixed frequency PWM via a pin. The step-down converter allows the use of a small inductor and capacitors to achieve a small solution size. The step-down converter has Power Good status output that can be used for sequencing. The LDOs are capable of supplying 300mA, and can operate with an input voltage range between 1.6V and 6V, allowing them to be supplied from the step-down converter or directly from the main battery. The step-down converter and the LDOs have separate voltage inputs and enables, allowing for design and sequencing flexibility.

The TPS65000 is available in a 16-pin leadless package (3mm × 3mm QFN).

The TPS65001 extends functionality by adding a Supply Voltage Supervisor (SVS). The SVS allows maximum flexibility by having the reset voltage set with two external resistors, and the reset time set by a small external capacitor. In addition, an active low Manual Reset input allows the SVS to be connected to a push button for external control.

The TPS65001 is available in a 20-pin leadless package (3mm × 3mm QFN).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production products are not necessarily include testing of all parameters.

Copyright © 2009–2010 Texas Instruments Incorporated

www.BDTIC.com/TI



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

| T _A | PART NUMBER ⁽¹⁾ | PACKAGE | PACKAGE DESIGNATOR | OPTIONS | SVS | SSC | ORDERING ⁽²⁾ | PACKAGE MARKING |
|----------------|----------------------------|------------|--------------------|---|----------|----------|-------------------------|-----------------|
| –40°C to 85°C | TPS65000 | QFN 3×3 16 | RTE | LDO voltages externally adjustable DCDC converters 600mA, V _{OUT} externally adjustable | N/A | Included | TPS65000RTE | CFO |
| | TPS65001 | QFN 3×3 20 | RUK | | Included | Included | TPS65001RUK | CFQ |
| | TPS650001 | QFN 3×3 16 | RTE | LDO1 = 1.8V fixed, LDO2 = 2.8V fixed, DCDC Converter 600mA, DCDC VOUT = 1.2V fixed | N/A | Included | TPS650001RTE | DAG |
| | TPS650003 | QFN 3×3 16 | RTE | LDO1 = 3.3V fixed, LDO2 = 1.8V fixed, DCDC Converter 600mA, DCDC VOUT = 1.5V fixed | N/A | Included | TPS650003RTE | DAH |
| | TPS650006 | QFN 3×3 16 | RTE | LDO1 = 1.8V fixed, LDO2 = 3.3V fixed, DCDC Converter 600mA, DCDC VOUT = 1.2V fixed | N/A | Included | TPS650006RTE | DAI |
| | TPS650061 | QFN 3×3 20 | RUK | LDO1 = 3.3V fixed, LDO2 = 1.8V fixed, DCDC Converter 1A, VOUT externally adjustable | Included | Included | TPS650061RUK | DAJ |

- (1) TPS650001, TPS650003, and TPS650006 are spin versions of TPS65000. TPS650061 is a spin version of TPS65001. Different DCDC current limits and fixed voltage outputs of the DCDC and LDOs are available. Please contact your Texas Instruments sales representative for further information.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|--|---|------------------------------|----------------------------|------|
| Input voltage range | On all pins except AGND, PGND, EN_DCDC, VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC pins with respect to AGND | –0.3 | 7 | V |
| | On EN_DCDC with respect to AGND | –0.3 | V _{IN} + 0.3, ≤ 7 | |
| Output voltage range | On VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC | –0.3 | 3.6 | V |
| Current | VINDCDC, SW, PGND, | | 1800 | mA |
| | VINLDO1/2, VLDO1/2, AGND | | 800 | mA |
| | at all other pins | | 1 | mA |
| Continuous total power dissipation | | See dissipation rating table | | |
| Operating free-air temperature, T _A | | –40 | 85 | °C |
| Maximum junction temperature, T _J | | | 125 | °C |
| Storage temperature, T _{stg} | | –65 | 150 | °C |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

| DEVICE | PACKAGE | R _{θJA} | R _{θJB} | T _A ≤ 25°C POWER RATING | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|----------------------------|-----------|------------------|------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| TPS65000/01 ⁽¹⁾ | RTE / RUK | 270°C/W | 14°C/W | 370 mW | 204 mW | 148 mW |
| TPS65000/01 ⁽²⁾ | | 48.7°C/W | 14°C/W | 2.05 W | 1.13 W | 821 mW |

(1) The JEDEC low-K (1s) board used to derive this data was a 3in x 3in, two-layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3in x 3in, multilayer board with 1-ounce internal power and ground.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|----------------|--|-----|-----|------|------|
| L1 | SW pin inductor | 1.5 | 2.2 | 3.3 | μH |
| C _I | Input capacitor at VINDCDC | 10 | | | μF |
| | Input capacitor at VINLDO1/2 | 2.2 | | | μF |
| C _O | Output capacitor for DCDC | 10 | | 22 | μF |
| | Output capacitor for LDO1/2 | 2.2 | | | μF |
| I _O | DCDC converter output current | | | 600 | mA |
| | DCDC converter output current (TPS650061 ONLY) | | | 1000 | mA |
| | LDO1 output current | | | 300 | mA |
| | LDO2 output current | | | 300 | mA |
| T _A | Operating ambient temperature | -40 | | 85 | °C |

ELECTRICAL CHARACTERISTICS

Over full operating ambient temperature range, typical values are at T_A = 25° C. Unless otherwise noted, specifications apply for condition V_{IN} = EN_LDOx = EN_DCDC = 3.6 V. External components L = 2.2 μH, C_{OUT} = 10 μF, C_{IN} = 4.7 μF, (see the parameter measurement information).

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|---|--|------|------|------|------|
| OPERATING VOLTAGE | | | | | | |
| V _{IN} | Input voltage for VINDCDC of DCDC converter | | 2.3 | | 6 | V |
| | Input voltage for LDO1 (VINLDO1) | See ⁽¹⁾ | 1.6 | | 6 | |
| | Input voltage for LDO2 (VINLDO2) | See ⁽¹⁾ | 1.6 | | 6 | |
| UVLO | Internal undervoltage lockout threshold | V _{CC} falling | 1.72 | 1.77 | 1.82 | V |
| | Internal undervoltage lockout hysteresis | | | 160 | | mV |
| SUPPLY CURRENT TPS65000 | | | | | | |
| I _Q | Operating quiescent current | MODE low, EN_DCDC high, EN_LDO1/2 low, I _{OUT} = 0 mA and no switching | | 23 | 32 | μA |
| | | MODE low, EN_DCDC low, EN_LDO1/2 high, I _{OUT} = 0 mA and no switching ⁽²⁾ | | 50 | 57 | |
| | | EN_DCDC high, MODE high, EN_LDO1/2 low, I _{OUT} = 0 mA | | 4 | | mA |
| I _{SD} | Shutdown Current | EN_DCDC low EN_LDO1 and EN_LDO2 low | | 0.16 | 2.2 | μA |

(1) The design principle allows only VINDCDC to be the highest supply in the system if different voltage input supplies separately to DCDC converter and LDOs, meaning VINDCDC ≥ VINLDO1, VINDCDC ≥ VINLDO2.

(2) The max quiescent current of enabling LDOs is 8μA higher for TPS650001, TPS650003, TPS650006 and TPS650061.

ELECTRICAL CHARACTERISTICS (continued)

Over full operating ambient temperature range, typical values are at $T_A = 25^\circ\text{C}$. Unless otherwise noted, specifications apply for condition $V_{IN} = EN_LDOx = EN_DCDC = 3.6\text{ V}$. External components $L = 2.2\text{ }\mu\text{H}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $C_{IN} = 4.7\text{ }\mu\text{F}$, (see the parameter measurement information).

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|--|-------|---------|-------|------|
| SUPPLY CURRENT TPS65001 | | | | | | |
| I _Q | Operating quiescent current | MODE low, EN_DCDC high, EN_LDO1/2 low, I _{OUT} = 0 mA and no switching | | 24 | 37 | μA |
| | | MODE low, EN_DCDC low, EN_LDO1/2 high, I _{OUT} = 0mA, I _{OUT} = 0 mA and no switching ⁽³⁾ | | 55 | 62 | μA |
| | | EN_DCDC high, MODE high, EN_LDO1/2 low, I _{OUT} = 0mA | | 4 | | mA |
| I _{SD} | Shutdown Current | EN_DCDC low EN_LDO1 and EN_LDO2 low | | 11 | 17 | μA |
| DIGITAL PINS (EN_DCDC, EN_LDO1, EN_LDO2, MODE, $\overline{\text{PG}}$, $\overline{\text{MR}}$, $\overline{\text{RST}}$) | | | | | | |
| V _{IH} | High level input voltage | | 1.2 | | | V |
| V _{IL} | Low level input voltage | | | | 0.4 | V |
| V _{OL} | Low level output voltage | $\overline{\text{PG}}$ and $\overline{\text{RST}}$ pins only, I _O = -100μA | | | 0.4 | V |
| I _{lkg} | Input leakage current | MODE, EN_DCDC, EN_LDO1, EN_LDO2 tied to GND or VINDCDC | | 0.01 | 0.1 | μA |
| OSCILLATOR | | | | | | |
| f _{SW} | Oscillator frequency | | 1.722 | 2.25 | 2.847 | MHz |
| STEP DOWN CONVERTER POWER SWITCH | | | | | | |
| R _{DS(on)} | High side MOSFET on-resistance | VINDCDC = V _{GS} = 3.6V | | 240 | 480 | mΩ |
| | Low side MOSFET on-resistance | | | 185 | 380 | |
| I _O | DC output current | 2.3 V ≤ VINDCDC ≤ 2.5V | | | 300 | mA |
| | | 2.5 V ≤ VINDCDC ≤ 6V | | | 600 | |
| I _O | DC output current (TPS650061 ONLY) | 2.7 V ≤ VINDCDC ≤ 6V | | | 1000 | mA |
| I _{LIMF} | Forward current limit PMOS and NMOS | 2.3 V ≤ VINDCDC ≤ 6V | 800 | 1000 | 1400 | mA |
| I _{LIMF} | Forward current limit PMOS and NMOS (TPS650061 ONLY) | 2.7 V ≤ VINDCDC ≤ 6V | 1200 | 1500 | 1680 | mA |
| T _{SD} | Thermal shutdown | Increasing junction temperature | | 150 | | °C |
| | Thermal shutdown hysteresis | Decreasing junction temperature | | 30 | | |
| STEP DOWN CONVERTER OUTPUT VOLTAGE | | | | | | |
| VDCDC | Adjustable output voltage range, DCDC | | 0.6 | VINDCDC | | V |
| | FB_DCDC pin current | | | | 0.1 | μA |
| V _{ref} | Internal reference voltage | | 0.594 | 0.6 | 0.606 | V |
| VDCDC | Output Voltage Accuracy (PWM Mode) ⁽⁴⁾ | MODE = high, 2.3 ≤ VINDCDC ≤ 6V | -1.5% | 0% | 1.5% | |
| | Output Voltage Accuracy (PFM mode) ⁽⁵⁾ | MODE low +1% voltage positioning active | | 1% | | |
| | Load regulation (PWM mode) | MODE high | | 0.5 | | %/A |
| t _{Start} | Start-up time | EN_DCDC to start of switching (10%) | | 250 | | μs |
| t _{Ramp} | VDCDC ramp up time | VDCDC ramp from 10% to 90% | | 250 | | μs |
| R _{Dis} | Internal discharge resistance at SW | EN_DCDC low | | 450 | | Ω |

(3) The max quiescent current of enabling LDOs is $8\mu\text{A}$ higher for TPS650001, TPS650003, TPS650006 and TPS650061.

(4) For VINDCDC = VDCDC + 1V

(5) In PFM Mode, the internal reference voltage is typ $1.01 \times V_{REF}$.

ELECTRICAL CHARACTERISTICS (continued)

Over full operating ambient temperature range, typical values are at $T_A = 25^\circ\text{C}$. Unless otherwise noted, specifications apply for condition $V_{IN} = EN_LDOx = EN_DCDC = 3.6\text{ V}$. External components $L = 2.2\text{ }\mu\text{H}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $C_{IN} = 4.7\text{ }\mu\text{F}$, (see the parameter measurement information).


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------------|--|--|-------|--------------------|------|------------------|
| LOW DROP OUT REGULATORS | | | | | | |
| V_I | Input voltage for LDOx (VINLDOx) | | 1.6 | | 6 | V |
| V_O | Adjustable output voltage, LDOx (VLDOx) ⁽⁶⁾ | | 0.73 | VINLDOx - V_{DO} | | V |
| I_O | Continuous Pass FET Current | | | | 300 | mA |
| I_{SC} | Short circuit current limit | $2.3\text{ V} \leq \text{VINLDOx}$ | 340 | | 700 | mA |
| | | VINLDOx < 2.3V | 210 | | 700 | |
| | FB_LDOx pin current | | | | 0.1 | μA |
| | FB_LDOx voltage | Adjustable V_{OUT} mode only | | 0.5 | | V |
| V_{DO} | Dropout Voltage ⁽⁷⁾ | VINLDOx $\geq 2.3\text{ V}$, $I_{OUT} = 250\text{ mA}$ | | | 370 | mV |
| | | VINLDOx < 2.3V $I_{OUT} = 175\text{ mA}$ | | | 370 | mV |
| | Output Voltage Accuracy ⁽⁸⁾ | $I_O = 1\text{ mA}$ to 300mA, VINLDOx = 2.3 - 6V, VLDOx = 1.2V | -3.5% | | 3.5% | |
| | | $I_O = 1\text{ mA}$ to 175mA VINLDOx = 1.6V - 6V, VLDOx = 1.2V | -3.5% | | 3.5% | |
| | Load regulation | $I_O = 1\text{ mA}$ to 300mA VINLDOx = 3.6V VLDOx = 1.2V | -1.5% | | 1.5% | |
| | Line regulation | VINLDOx = 1.6V - 6V VLDOx = 1.2V at $I_O = 1\text{ mA}$ | -0.5% | | 0.5% | |
| PSRR | Power Supply Rejection Ratio | $f_{NOISE} \leq 10\text{ kHz}$, $C_{OUT} \geq 2.2\text{ }\mu\text{F}$, $V_{IN} = 2.3\text{ V}$, $V_{OUT} = 1.3\text{ V}$ $I_{OUT} = 10\text{ mA}$ | | 40 | | dB |
| t_{RAMP} | VLDOx Ramp Time | VLDOx ramp from 10% to 90% | | 200 | | μs |
| R_{DIS} | Internal discharge resistance at VLDOx | EN_LDOx low | | 450 | | Ω |
| T_{SD} | Thermal shutdown | Increasing temperature | | 150 | | $^\circ\text{C}$ |
| | Thermal shutdown hysteresis | Decreasing temperature | | 30 | | $^\circ\text{C}$ |
| SUPPLY VOLTAGE SUPERVISOR | | | | | | |
| V_{IN} | Input voltage for RSTSNS pin | | 0 | | 6 | V |
| $t_{MRDEGLITCH}$ | \overline{MR} Deglitch time | | | 1 | | ms |
| V_{IH} | Input high voltage | \overline{MR} pin only | 1.2 | | 6 | V |
| V_{IL} | Input low voltage | \overline{MR} pin only | 0 | | 0.4 | V |
| I_{IKG} | High input leakage current | \overline{RST} pin | | 0.01 | 0.1 | μA |
| V_{OL} | Output low voltage | \overline{RST} pin only, $I_O = -100\text{ }\mu\text{A}$ | | | 0.4 | V |
| I_{TRST} | Reset timer capacitor current | | 1.6 | 2 | 2.2 | μA |
| | Reset voltage trip voltage | Voltage rising (Reset time begins) | 0.58 | 0.6 | 0.63 | V |
| | Reset voltage trip hysteresis | Voltage falling (\overline{RST} pulled low) | | -5% | | |

(6) Max output voltage VLDOx = 3.6V.

(7) $V_{DO} = \text{VINLDOx} - \text{VLDOx}$ where VINLDOx = VLDOx(nom) - 100mV

(8) Output voltage specification does not include tolerance of external programming resistors.

PIN ASSIGNMENTS




PIN FUNCTIONS

| NAME | PIN | | I/O | DESCRIPTION |
|------------------|----------|----------|-----|---|
| | TPS65000 | TPS65001 | | |
| VINDCDC | 6 | 8 | I | Input voltage to DCDC converter and all other control blocks. |
| EN_DCDC | 8 | 10 | I | Enable DCDC converter |
| MODE | 7 | 9 | I | Selects force PWM or PWM/PFM automatic transition mode |
| VINLDO1 | 13 | 15 | I | Input voltage to LDO1 |
| EN_LDO1 | 1 | 3 | I | Enable LDO1 |
| VINLDO2 | 16 | 18 | I | Input voltage to LDO2 |
| EN_LDO2 | 2 | 4 | I | Enable LDO2 |
| PGND | 4 | 6 | | Power ground – Connected to the PowerPAD™ |
| AGND | 10 | 12 | | Analog ground - Star back to PGND as close to the IC as possible. |
| \overline{PG} | 3 | 5 | O | Open drain active low power good output. |
| SW | 5 | 7 | O | Switch pin – connect inductor here |
| FB_DCDC | 9 | 11 | I | Voltage to DCDC error amplifier |
| VLDO1 | 12 | 14 | O | LDO1 output voltage |
| VLDO2 | 15 | 17 | O | LDO2 output voltage |
| FB_LDO1 | 11 | 13 | I | Voltage to LDO1 error amplifier |
| FB_LDO2 | 14 | 16 | I | Voltage to LDO2 error amplifier |
| RSTSNS | – | 19 | I | Voltage for \overline{RST} generation |
| \overline{RST} | – | 20 | O | Open drain active low reset output. |
| \overline{MR} | – | 1 | I | Active low input to force a reset. ⁽¹⁾ |
| TRST | – | 2 | I/O | Capacitor connection for setting reset time. |

(1) External pull up on \overline{MR} is required.

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.





Figure 4.

TYPICAL CHARACTERISTICS (continued)


OUTPUT VOLTAGE RIPPLE (DCDC PFM Mode)



t - Time - 2μs/div

Figure 5.


OUTPUT VOLTAGE RIPPLE (DCDC PWM Mode)



t - Time - 200ns/div

Figure 6.


STARTUP TIMING (DCDC)



t - Time - 100ns/div

Figure 7.

START-UP TIMING (LDOx)



t - Time - 100ns/div

Figure 8.

TYPICAL CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.




Figure 12.

TYPICAL CHARACTERISTICS (continued)

LINE TRANSIENT RESPONSE (DCDC PWM Mode)




Figure 13.

LINE TRANSIENT RESPONSE (LDOx)




Figure 14.

LOAD TRANSIENT RESPONSE (DCDC PFM Mode)




Figure 15.

LOAD TRANSIENT RESPONSE (DCDC PWM Mode)




Figure 16.

TYPICAL CHARACTERISTICS (continued)

LOAD TRANSIENT RESPONSE (LDOx)




Figure 17.

PFM to PWM TRANSITION (DCDC)




Figure 18.

PWM to PFM TRANSITION (DCDC)




Figure 19.

POWER SUPPLY REJECTION RATIO (LDOx) vs FREQUENCY




Figure 20.

DETAILED DESCRIPTION

Step-Down Converter

The step down converter is intended to allow maximum flexibility in the end equipment. The output voltage is user selectable with a resistor network on the output. Figure 21 illustrates the necessary connections.




Figure 21. DCDC Block Diagram and Output Voltage Setting

The output voltage of the DCDC converter is set by Equation 1:

$$V_{DCDC} = V_{FB_DCDC} \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$

$$V_{DCDC} = 0.6V \times \frac{(R_{DC1} + R_{DC2})}{R_{DC2}}$$

(1)

The combined resistance of R_{DC1} and R_{DC2} should be less than 1 MΩ.

Fixed output voltages and additional current limit options are also possible. Please contact Texas Instruments for further information.

The step-down converter has two modes of operation to maximize efficiency at different load conditions. At moderate to heavy load currents, the device operates in a fixed frequency pulse width modulation (PWM) mode that results in small output ripple and high efficiency. Pulling the MODE pin to a DC high level will result in PWM mode over the entire load range.

At light load currents, the device operates in a pulsed frequency modulation (PFM) mode to improve efficiency. The transition to this mode occurs when the inductor current through the low-side FET becomes zero, indicating discontinuous conduction. PFM mode also results in the output voltage increasing by 1% from its nominally set value. This voltage positioning is intended to minimize the voltage undershoot of a load step from light to heavy loads, as when a processor moves from sleep to active modes, and the voltage overshoot at load throw-off. Figure 22 shows the voltage positioning behavior for a light to heavy load step.




Figure 22. PFM Voltage Positioning

Pulling the MODE pin to DC ground will result in automatic transition between PFM and PWM modes to maximize efficiency.

The DCDC converter output automatically discharges to ground through an internal 450Ω load when EN_DCDC goes low or when the UVLO condition is met.

SOFT START

The step-down converter has an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in Figure 23.




Figure 23. Soft Start

LINEAR REGULATORS

The two linear dropout regulators (LDOs) in the TPS65000 and TPS65001 are designed to provide flexibility in system design. Each LDO has a separate voltage input and enable signal. The input can be tied to the output of the step-down converter or the output of another voltage source. Each LDO output discharge to ground automatically when EN_LDOx goes low.

A resistor network is needed to set the output voltage of the LDOs. Fixed voltage output versions are also available; contact Texas Instruments sales representative for more information.

The LDOs are general-purpose devices that can handle inputs from 6V down to 1.6V, making them suitable for direct connection to the battery. Figure 24 illustrates the necessary connections for LDO1. The same architecture applies to LDO2.




Figure 24. LDO Block Diagram and Output Voltage Setting

The output voltages of the LDOs are set by Equation 2:

$$V_{LDO1} = V_{FB_LDO1} \times \frac{(R_{LDO1_1} + R_{LDO1_2})}{R_{LDO1_2}}$$

$$V_{LDO1} = 0.5V \times \frac{(R_{LDO1_1} + R_{LDO1_2})}{R_{LDO1_2}} \quad (2)$$

The combined resistance of R_{LD01_1} and R_{LD01_2} should be less than $1M\Omega$.

Oscillator and Spread Spectrum Clock Generation

The TPS6500x contains an internal oscillator running at a typical frequency of 2.25MHz. This frequency is the fundamental switching frequency of the step-down converter when it is running in PWM mode. An additional circuit in the oscillator block implements spread spectrum clocking, which modulates the main switching frequency when the device is in PWM mode. This spread spectrum oscillation reduces the power that may cause EMI. When viewed in the frequency domain, the SSC spreads out the frequency that may introduce interference while simultaneously reducing the power. Since the frequency is continually shifting, the amount of time the switcher spends at any single frequency is reduced. This reduction in time means that the receiver that may see the interference has less time to integrate the interference.

Different spin versions of SSC settings are also feasible; contact a Texas Instruments sales representative for more information.




Figure 25.




Figure 26.

Figure 25 to Figure 26 shows the advantage of SSC with the frequency spectrum centering on the nominal frequency 2.25MHz. The blue spectrum is the result of the spread change. As depicted in the figures the harmonic spectrum is attenuated 10dB comparing to the same device without SSC.

POWER GOOD

The open drain $\overline{\text{PG}}$ output is used to indicate the condition of the step down converter and each LDO. This is a combined output, with the outputs being compared when the appropriate enable signal is high. The pin will be pulled low when all enabled outputs are greater than 90% of the target voltage and High-Z when an enabled output is less than 90% of its intended value or when all the enable signals are pulled low.




Figure 27. Power Good Functionality

Supply Voltage Supervisor (SVS) [TPS65001 and TPS650061 Only]

The SVS is made up of 4 inputs and one output. The $\overline{\text{RST}}$ pin is an active low high impedance output. The $\overline{\text{MR}}$ pin is an active low input, suitable for connecting to a push button circuit to allow manual reset generation. The RSTSNS pin is an analog input pin used for voltage comparison. The TRST pin is connected to an external capacitor, allowing the reset timing to be set in the application. The VINDCDC pin is the main supply input for the control circuits and the switch mode converter.




Figure 28. SVS Block Diagram

Each input can individually trigger $\overline{\text{RST}}$ to go active. Table 1 outlines the paths to activate the reset.

Table 1. $\overline{\text{RST}}$ Generation Table

| INPUTS | | | OUTPUTS |
|-------------------------|--|----------------------|-------------------------|
| VINDCDC | $\overline{\text{MR}}$ | V _{RSTSNS} | $\overline{\text{RST}}$ |
| $0.4 < V < \text{UVLO}$ | X | X | Low |
| $> \text{UVLO}$ | $\geq V_{\text{IH}}(\overline{\text{MR}})$ | $\leq 0.6 \text{ V}$ | Low |
| $> \text{UVLO}$ | $\geq V_{\text{IH}}(\overline{\text{MR}})$ | $> 0.6 \text{ V}$ | High-Z |
| $> \text{UVLO}$ | $< V_{\text{IL}}(\overline{\text{MR}})$ | X | Low |

The RSTNS pin should be tied to VINDCDC if the reset functionality is not needed from this pin. This will cause the reset to activate only when VINDCDC is rising from 0V or when VINDCDC has dropped below UVLO. The RSTNS pin should be connected to an external RC network to set the deglitch timing for triggering a reset when VINDCDC is below the UVLO threshold. The reset threshold voltage is given by Equation 3:

$$V_{RST} = 0.6V \times \frac{(R_{S2} + R_{S1})}{R_{S2}} \quad (3)$$

The \overline{RST} recovery timing is set by the capacitor on the TRST pin. A 2μA current is enabled when the reset condition is met, charging the capacitor. The TRST voltage is monitored internally and the reset ends when the voltage reaches 0.6V. The capacitor value to reset time can be computed with Equation 4:

$$t_{RST} = 0.6V \times \frac{C}{2 \times 10^{-6}A} \quad (4)$$

The value t_{RST} is the time from the end of condition that activated \overline{RST} until \overline{RST} returns to its Hi-Z state. The TRST pin would be internally discharged to ground when the reset condition is true or after t_{RST} .




Figure 29. \overline{RST} Recovery Timing

OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

Inductor Selection

The typical value for the converter inductor is 2.2μH output inductor. Larger or smaller inductor values in the range of 1.5μH to 3.3μH can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its dc resistance and saturation current. The dc resistance of the inductance will influence directly the efficiency of the converter. Therefore, an inductor with lowest dc resistance should be selected for highest efficiency. See [SLVA157](#) for more information on inductor selection.

[Equation 5](#) calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with [Equation 6](#). This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \quad (5)$$

$$I_{Lmax} = I_{OUTmax} + \frac{\Delta I_L}{2} \quad (6)$$

With:

f = Switching Frequency (2.25MHz typical)

L = Inductor Value

ΔI_L = Peak to Peak inductor ripple current

I_{Lmax} = Maximum Inductor current

The highest inductor current will occur at maximum V_{IN}.

Open core inductors have a soft saturation characteristic, and can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies.

Notice that the step down converter has internal loop compensation. As the internal loop compensation is designed to work with a certain output filter corner frequency calculated as follows:

$$f_C = \frac{1}{2\pi \sqrt{L \times C_{OUT}}} \text{ with } L = 2.2\mu H, C_{OUT} = 10\mu F \quad (7)$$

This leads to the fact the selection of external L-C filter has to be coped with the above formula. The product of L × C_{OUT} should be constant while selecting smaller inductor or increasing output capacitor value.

See [Table 2](#) , and the typical applications for possible inductors.

Table 2. INDUCTORS

| INDUCTOR TYPE | Inductance μH | SUPPLIER | Max Dimensions (mm) |
|------------------|---------------|---------------|---------------------|
| MIPS2520D2R2 | 2.0 | FDK | 2.5 × 2.0 × 1.0 |
| MIPSA2520D2R2 | 2.0 | FDK | 2.5 × 2.0 × 1.2 |
| KSLI-252010AG2R2 | 2.2 | Htachi Metals | 2.5 × 2.0 × 1.0 |
| LQM2HPN2R2MJ0L | 2.2 | Murata | 2.5 × 2.0 × 1.2 |
| LPS15222 | 2.2 | Coilcraft | 3.0 × 3.0 × 1.5 |

Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the converter allows the use of small ceramic capacitors with a typical value of 22μF, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple, and therefore, are recommended. See the recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. The RMS ripple current is calculated as:

$$I_{RMS\text{Cout}} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}} \quad (8)$$

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR \right) \quad (9)$$

Where the highest output voltage ripple occurs at the highest input voltage V_{IN} .

At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

The adjustable output voltage of the DCDC converter is calculated by [Equation 1](#) in the [Step-Down Converter](#). To keep the external resistor divider network robust against noise, an external feed forward capacitor is required for optimum load transient response. The value of feed forward capacitor should be in the range between 22pF and 33pF provided the equivalent resistance of RDC1 || RDC2 in [Equation 1](#) is approximately 300kΩ. Scale change on RDC1||RDC2 would apply a scale change to the feed forward capacitor to keep the RC product a constant.

Input Capacitor Selection

Due to the nature of the DCDC converter, having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. It is critical to put the input capacitor as close to the VINDCDC pin as close as possible with the clean GND connection provided. The same consideration is applied for the output capacitor and the inductor. The converters need a ceramic input capacitor of 10μF. The input capacitor can be increased without any limit for better input voltage filtering.

Table 3. Capacitors

| CAPACITANCE | SUPPLIER | TYPE |
|-------------|---------------------------|---------|
| 22μF | TDK C2012X5R0J226MT | Ceramic |
| 22μF | Taiyo Yuden JMK212BJ226MG | Ceramic |
| 10μF | Taiyo Yuden JMK212BJ106M | Ceramic |
| 10μF | TDK C2012X5R0J106M | Ceramic |
| 10μF | Murata GRM188R60J106M69D | Ceramic |

APPLICATION CIRCUITS




Figure 30. Typical TPS65000 Application Schematic




Figure 31. Typical TPS65001 Application Schematic




Figure 32. Typical TPS650001 Application Schematic




Figure 33. Typical TPS650061 Application Schematic

REVISION HISTORY

| Changes from Original (June 2009) to Revision A | Page |
|---|------|
| • Added device numbers TPA650001, TPS650003, TPS650006 and TPA650061 to the data sheet. | 1 |
| • Changed the $\overline{\text{PG}}$ pin connection From: VDCDC To: V_{IN} in the application circuit. | 1 |
| • Changed resistor values for VLDO1 and VLDO2 in the application circuit. | 1 |
| • Changed the configuration of the $\overline{\text{PG}}$ and $\overline{\text{RST}}$ pins in the application circuit. | 1 |
| • Added Note 2: to the Electrical Characteristics table. | 3 |
| • Changed Figure 1 title From: EFFICIENCY (DCDC PFM Mode) To: EFFICIENCY (DCDC 600mA PFM Mode) | 8 |
| • Changed Figure 2 title From: EFFICIENCY (DCDC PFM Mode) To: EFFICIENCY (DCDC 600mA PFM Mode) | 8 |
| • Added Figure 3 , EFFICIENCY (DCDC PWM Mode) | 8 |
| • Added Figure 4 , EFFICIENCY (DCDC PWM Mode) | 8 |
| • Changed the configuration of the $\overline{\text{PG}}$ pin in Figure 30 | 21 |
| • Changed the $\overline{\text{PG}}$ pin connection From: VDCDC To: V_{IN} in Figure 31 | 21 |
| • Changed the configuration of the $\overline{\text{PG}}$ and $\overline{\text{RST}}$ pins in Figure 31 | 21 |
| • Added Figure 32 , Typical TPS650001 Application Schematic | 22 |
| • Added Figure 33 , Typical TPS650061 Application Schematic | 22 |
| <hr/> | |
| Changes from Revision A (October 2009) to Revision B | Page |
| • In the Ordering Information Table, changed the SVS column From: Included To: N/A for devices TPS650001, TPS650003, TPS650006 | 2 |

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|-----------------|------|-------------|----------------------------|----------------------|------------------------------|--------------------------------------|
| TPS650001RTER | ACTIVE | WQFN | RTE | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Purchase Samples |
| TPS650001RTET | ACTIVE | WQFN | RTE | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Request Free Samples |
| TPS650003RTER | ACTIVE | WQFN | RTE | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Purchase Samples |
| TPS650003RTET | ACTIVE | WQFN | RTE | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Request Free Samples |
| TPS650006RTER | ACTIVE | WQFN | RTE | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Purchase Samples |
| TPS650006RTET | ACTIVE | WQFN | RTE | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Request Free Samples |
| TPS65000RTER | ACTIVE | WQFN | RTE | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Purchase Samples |
| TPS65000RTET | ACTIVE | WQFN | RTE | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Request Free Samples |
| TPS65001RUKR | ACTIVE | QFN | RUK | 20 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Purchase Samples |
| TPS65001RUKT | ACTIVE | QFN | RUK | 20 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Request Free Samples |
| TPS650061RUKR | ACTIVE | QFN | RUK | 20 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Purchase Samples |
| TPS650061RUKT | ACTIVE | QFN | RUK | 20 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | Request Free Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS650001RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS650001RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS650003RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS650003RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS650006RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS650006RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS65000RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS65000RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS65001RUKR | QFN | RUK | 20 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS65001RUKT | QFN | RUK | 20 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS650061RUKR | QFN | RUK | 20 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS650061RUKT | QFN | RUK | 20 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS650001RTER | WQFN | RTE | 16 | 3000 | 346.0 | 346.0 | 29.0 |
| TPS650001RTET | WQFN | RTE | 16 | 250 | 190.5 | 212.7 | 31.8 |
| TPS650003RTER | WQFN | RTE | 16 | 3000 | 346.0 | 346.0 | 29.0 |
| TPS650003RTET | WQFN | RTE | 16 | 250 | 190.5 | 212.7 | 31.8 |
| TPS650006RTER | WQFN | RTE | 16 | 3000 | 346.0 | 346.0 | 29.0 |
| TPS650006RTET | WQFN | RTE | 16 | 250 | 190.5 | 212.7 | 31.8 |
| TPS65000RTER | WQFN | RTE | 16 | 3000 | 346.0 | 346.0 | 29.0 |
| TPS65000RTET | WQFN | RTE | 16 | 250 | 190.5 | 212.7 | 31.8 |
| TPS65001RUKR | QFN | RUK | 20 | 3000 | 346.0 | 346.0 | 29.0 |
| TPS65001RUKT | QFN | RUK | 20 | 250 | 190.5 | 212.7 | 31.8 |
| TPS650061RUKR | QFN | RUK | 20 | 3000 | 346.0 | 346.0 | 29.0 |
| TPS650061RUKT | QFN | RUK | 20 | 250 | 190.5 | 212.7 | 31.8 |

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4205254/C 08/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA

RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4206446-3/G 07/10


RTE (S-PWQFN-N16)



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

RUK (S-PQFP-N20)

PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA

RUK (S-PWQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4209762/C 06/10

RUK (S-PWQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



4211052/B 06/10

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|--|----------------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DLP® Products | www.dlp.com | Communications and Telecom | www.ti.com/communications |
| DSP | dsp.ti.com | Computers and Peripherals | www.ti.com/computers |
| Clocks and Timers | www.ti.com/clocks | Consumer Electronics | www.ti.com/consumer-apps |
| Interface | interface.ti.com | Energy | www.ti.com/energy |
| Logic | logic.ti.com | Industrial | www.ti.com/industrial |
| Power Mgmt | power.ti.com | Medical | www.ti.com/medical |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Space, Avionics & Defense | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video and Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless-apps |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated

www.BDTIC.com/TI