

## 抗辐射V类,移相谐振控制器

查询样品: UC1875-SP

## 特性

- 符合QML-V, SMD 5962-94555
- 零到100%占空比控制
- 可编程输出接通延迟
- 与电压或者电流模式拓扑兼容
- · 在1MHz开关频率下实际运行
- 4个2A推拉输出电路输出
- 10MHz误差放大器
- 欠压锁定
- 低启动电流 150µA
- · 在欠压闭锁(UVLO)期间输出低电平有效
- 软启动控制
- 具有全周期重启动功能的闩锁过流比较器
- 可调基准

#### 应用范围

· 电源现场可编程门阵列(FPGA)


#### 说明

UC1875-SP根据另外一个半桥,通过一个半桥上的相位移动来控制一个桥电源级,在高频率下,为了获得高效性能,允许持续频率脉宽调制与谐振,零电压开关相组合。此电路可被配置为在电压或者电源模式下提供控制功能,此分离的过流关断以实现快速故障保护。

提供一个可编程时间延迟,在每个输出级接通时插入一个死区时间。此延迟为谐振开关动作提供了时间并可被每个输出对(A-B,C-D)独立控制。

借助于工作频率超过2MHz的振荡器,实际总开关频率可达到

1MHz。除了标准自由模式,通过使用时钟同步(CLOCLSYNC)引脚,用户可以配置这些器件以接收一个外部时钟同步信号,或者也可以在最快器件决定的运行频率上锁定最多5个单位。



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 说明(继续)

保护特性包括一个欠压闭锁,此特性将所有输出保持在一个低电平有效的状态直到电源达到10.75V的阀值。为了获得可靠,芯片电源,内置1.5滞后。 还提供过载保护功能,在故障时,将会在70ns内把此输出锁定在关闭(OFF)状态。 此电流故障电路执行满周期重启操作。

额外的特性包括一个带宽超过7MHz的误差放大器,一个5V基准,软启动,和灵活的斜波生成和斜波补偿电路。

此器件采用陶瓷双列直插式玻璃密封,表面贴装,和陶瓷无引线芯片载体封装,额定温度范围-55°C至+125°C。

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CDIP (J)	5962-9455501VRA	5962-9455501VRA
55°C to 125°C	LCCC (FK)	5962-9455501V3A	5962-9455501V3A
	CFP (W)	5962-9455502VKA	5962-9455502VKA


#### ABSOLUTE MAXIMUM RATINGS(1)

DADAMETED	VA			
PARAMETER	MIN	MAX	UNIT	
Supply voltage (VC, VIN)		20	V	
Output current, source or sink				
DC		0.5	Α	
Pulse (0.5 µs)		3	Α	
Analog inputs				
(Pins 1, 2, 3, 4, 5, 6, 7, 15, 16, 17, 18, 19)	-0.3	5.3	V	
Storage temperature range	-65	150	°C	
Maximum junction temperature, J <sub>Tmax</sub>		150		
Thermal Resistance T <sub>JC</sub>				
J package		7		
W package		5.4	°C/W	
FK package		5.6	1	


<sup>(1)</sup> Pin references are to 20-pin packages. All voltages are with respect to ground. Currents are positive into, negative out of the device terminals.

#### **DEVICE INFORMATION**

	UVLO Turn-On	UVLO Turn-Off	Delay Set
UCC1875-SP	10.75V	9.25V	Yes



CFP - 24 Pin W Package (TOP VIEW)



**STRUMENTS** 

ZHCS612 - DECEMBER 2011 www.ti.com.cn

### **ELECTRICAL CHARACTERISTICS**

 $-55^{\circ}\text{C} < \text{T}_{\text{A}} < 125^{\circ}\text{C}. \text{ VC} = \text{VIN} = 12 \text{ V}, \text{ R}_{(\text{FREQSET})} = 12 \text{ k}\Omega, \text{ C}_{(\text{FREQSET})} = 330 \text{ pF}, \text{ R}_{(\text{SLOPE})} = 12 \text{ k}\Omega, \text{ C}_{(\text{RAMP})} = 200 \text{ pF}, \text{ C}_{(\text{DELAYSET A-B})} = \text{C}_{(\text{DELAYSET C-D})} = 0.01 \text{ }\mu\text{F}, \text{ I}_{(\text{DELAYSET A-B})} = \text{I}_{(\text{DELAYSET C-D})} = -500 \text{ }\mu\text{A}, \text{ T}_{\text{A}} = \text{T}_{\text{J}}, \text{ unless otherwises stated}.$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Undervoltage Lockout	,				
Start threshold			10.75	11.75	.,
UVLO hysteresis		0.5	1.25	2	V
Supply Current	,				
I <sub>IN</sub> Startup	$VIN = 8 \text{ V}, VC = 20 \text{ V}, R_{(SLOPE)} \text{ open},$ $I_{(DELAY)} = 0$		150	600	μA
I <sub>C</sub> Startup	$VIN = 8 \text{ V}, VC = 20 \text{ V}, R_{(SLOPE)} \text{ open},$ $I_{(DELAY)} = 0$		10	100	μА
I <sub>IN</sub>			30	44	mA
I <sub>C</sub>			15	30	ША
Voltage Reference					
Output voltage	$T_J = 25^{\circ}C$	4.92	5	5.08	V
Line regulation	11 V < VIN < 20 V		1	10	m\/
Load regulation	$I_{VREF} = -10 \text{ mA}$		5	20	mV
Total variation	Line, Load, Temperature	4.9		5.1	V
Noise Voltage	10 Hz to 10 kHz		50		μVrms
Long Term Stability	T <sub>J</sub> = 125°C, 1000 hours		2.5		mV
Short circuit current	VREF = 0 V, T <sub>J</sub> = 25°C		60		mA
Error Amplifier					
Offset voltage			5	15	mV
Input bias current			0.6	3	μΑ
AVOL	1 V < V <sub>(E/AOUT)</sub> < 4 V	60	90		dB
CMMR	1.5 V < V <sub>CM</sub> < 5.5 V	75	95		dB
PSRR	11 V < VIN < 20 V	85	100		dB
Output sink current	V <sub>(E/AOUT)</sub> = 1 V	1	2.5		mA
Output source current	I <sub>(E/AOUT)</sub> = 4 V		-1.3	-0.5	mA
Output voltage high	$I_{(E/AOUT)} = -0.5 \text{ mA}$	4	4.7	5	V
Output voltage low	$I_{(E/AOUT)} = 1 \text{ mA}$	0	0.5	1	V
Unity Gain BW	See <sup>(1)</sup>	7	11		MHz
Slew rate	See <sup>(1)</sup>	6	11		V/µsec
PWM Comparator					
RAMP offset voltage	$T_J = 25^{\circ}C^{(2)}$		1.3		V
Zero phase shift voltage	See (3)	0.55	0.9		V
PWM phase shift (4) (5)	V <sub>(E/AOUT)</sub> > (Ramp Peak + Ramp Offset)	96%	99.5%	104%	
Pyvivi pnase sniit (7)	V <sub>(E/AOUT)</sub> < Zero Phase Shift Voltage	0%	0.5%	2%	
Output skew (4) (5)	V <sub>(E/AOUT)</sub> > 1 V		5	±20	
Ramp to output delay (6) (1)			65 125		nsec

<sup>(1)</sup> Not production tested.

Ramp offset voltage has a temperature coefficient of about -4 mV/°C.

The zero phase shift voltage has a temperature coefficient of about -2 mV/°C.

Phase shift percentage (0% = 0 , 100% = 180 ) is defined as  $\theta = \frac{200}{T} \phi$ % where is the phase shift, and and T are defined in Figure 1. At 0% phase shift, is the output skew.

Not production tested at -55·C.

Ramp delay to output time is defined in Figure 1



### **ELECTRICAL CHARACTERISTICS (continued)**

 $-55^{\circ}\text{C} < \text{T}_{\text{A}} < 125^{\circ}\text{C}. \text{ VC} = \text{VIN} = 12 \text{ V}, \text{ R}_{(\text{FREQSET})} = 12 \text{ k}\Omega, \text{ C}_{(\text{FREQSET})} = 330 \text{ pF}, \text{ R}_{(\text{SLOPE})} = 12 \text{ k}\Omega, \text{ C}_{(\text{RAMP})} = 200 \text{ pF}, \text{ C}_{(\text{DELAYSET A-B})} = \text{C}_{(\text{DELAYSET C-D})} = 0.01 \text{ }\mu\text{F}, \text{ I}_{(\text{DELAYSET A-B})} = \text{I}_{(\text{DELAYSET C-D})} = -500 \text{ }\mu\text{A}, \text{ T}_{\text{A}} = \text{T}_{\text{J}}, \text{ unless otherwises stated.}$ 


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Oscillator				I	
Initial accuracy	T <sub>A</sub> = 25°C	0.85	1	1.19	MHz
Voltage stability	11 V < VIN < 20 V		0.2%	2%	
Total variation	Line, Temperature	0.8		1.2	MHz
Sync pin threshold	T <sub>J</sub> = 25°C		3.8		
Clock out peak	T <sub>J</sub> = 25°C		4.3		V
Clock out low	T <sub>J</sub> = 25°C		3.3		
Clock out pulse width	$R_{(CLOCKSYNC)} = 3.9 \text{ k}\Omega$		30	100	nsec
Maximum frequency (7)	$R_{(FREQUEST)} = 5 \text{ k}\Omega$	2			MHz
Ramp Generator/Slope Compensation	on	-		-	
Ramp current, minimum	I <sub>(SLOPE)</sub> = 10 μA, V <sub>(FREQSET)</sub> = VREF		-11	-14	μA
Ramp current, maximum	I <sub>(SLOPE)</sub> = 1 mA, V <sub>(FREQSET)</sub> = VREF	-0.8	-0.95		mA
Ramp valley			0		V
Ramp peak - clamping level	$R_{(FREQSET)} = 100 \text{ k}\Omega$	3.8	4.1	5	V
Current Limit				<u> </u>	
Input bias	V <sub>CS+</sub> = 3 V		2	5	μA
Threshold voltage		2.4	2.5	2.6	V
Delay to output (8)			85	150	nsec
Cycle-by-Cycle Current Limit					
Input bias	V <sub>CS</sub> = 2.2 V		2	10	μA
Threshold voltage		1.85	2	2.15	V
Delay to output zero phase			110	300	ns
Soft Start/Reset Delay					
Charge current	V <sub>(SOFTSTART)</sub> = 0.5 V	-20	-9	-3	
Discharge current	V <sub>(SOFTSTART)</sub> = 1 V	120	230		μΑ
Restart threshold		4.3	4.7		V
Discharge level			300		mV
Output Drivers					
Output low level	I <sub>OUT</sub> = 50 mA		0.2	0.4	V
Output high level	I <sub>OUT</sub> = -50 mA		1.5	2.5	V
Delay Set		<del>,</del>			
Delay set voltage	$I_{(DELAY)} = -500 \mu A$	2.3	2.4	2.6	V
Delay time <sup>(8)</sup>	$I_{(DELAY)} = -250 \mu\text{A}^{(9)}$	150	250	600	nsec

<sup>(7)</sup> Not production tested at -55·C.

(9) Delay time can be programmed via resistors from the delay set pins to ground. Delay time =  $\frac{62.5 \times 10^{-12}}{I_{(DELAY)}}$ 

Where  $I_{(DELAY)} = \frac{Delay \ set \ voltage}{R_{(DELAY)}}$  . The Recommended range for  $I_{(DELAY)}$  is 25  $\mu$ A  $\leq$   $I_{(DELAY)} \leq$  1 mA.

<sup>(8)</sup> Not production tested.



Duty Cycle = t/T, Period = T  $T_{DHL} \; (A \; to \; C) = T_{DHL} \; (B \; to \; D) = \Phi$ 

Figure 1. Phase Shift, Output Skew and Delay Time Definitions




Figure 2. Ramp to Delay Output



#### PIN DESCRIPTIONS

**CLKSYNC** (bi-directional clock and synchronization pin): Used as an output, this pin provides a clock signal. As an input, this pin provides a synchronization point. In its simplest usage, multiple devices, each with their own local oscillator frequency, may be connected together by the CLOCKSYNC pin and will synchronize on the fastest oscillator. This pin may also be used to synchronize the device to an external clock, provided the external signal is of higher frequency than the local oscillator. A resistor load may be needed on this pin to minimize the clock pulse width.

**E/AOUT** (Error Amplifier Output): This is is the gain stage for overall feedback control. Error amplifier output voltage levels below 1 volt will force 0° phase shift. Since the error amplifier has a relatively low current drive capability, the output may be overridden by driving with a sufficiently low impedance source.

**CS+** (Current Sense): The non-inverting input to the current-fault comparator whose reference is set internally to a fixed 2.5 V (separate from VREF). When the voltage at this pin exceeds 2.5 V the current-fault latch is set, the outputs are forced OFF and a SOFT-START cycle is initiated. If a constant voltage above 2.5 V is applied to this pin the outputs are disabled from switching and held in a low state until the CS+ pin is brought below 2.5 V. The outputs may begin switching at 0 degrees phase shift before the SOFTSTART pin begins to rise -- this condition will not prematurely deliver power to the load.

FREQSET (Oscillator Frequency Set pin): A resistor and a capacitor from FREQSET to GND will set the oscillator frequency.

**DELSETA-B**, **DELSETC-D** (Output Delay Control): The user programmed current flowing from these pins to GND set the turn-on delay for the corresponding output pair. This delay is introduced between turn-off of one switch and turn-on of another in the same leg of the bridge to provide a dead time in which the resonant switching of the external power switches takes place. Separate delays are provided for the two half-bridges to accommodate differences in the resonant capacitor charging currents.

**EA**– (Error Amplifier Inverting Input): This is normally connected to the voltage divider resistors which sense the power supply output voltage level.

**EA+** (Error Amplifier Non-Inverting Input): This is normally connected to a reference voltage used for comparison with the sensed power supply output voltage level at the EA+ pin.

**GND** (Signal Ground): All voltages are measured with respect to GND. The timing capacitor, on the FREQSET pin, any bypass capacitor on the VREF pin, bypass capacitors on VIN and the ramp capacitor, on the RAMP pin, should be connected directly to the ground plane near the signal ground pin.

**OUTA** – **OUTD** (Outputs A-D): The outputs are 2 A totem-pole drivers optimized for both MOSFET gates and level-shifting transformers. The outputs operate as pairs with a nominal 50% duty-cycle. The A-B pair is intended to drive one half-bridge in the external power stage and is syncronized with the clock waveform. The C-D pair will drive the other half-bridge with switching phase shifted with respect to the A-B outputs.

**PWRGND** (Power Ground): VC should be bypassed with a ceramic capacitor from the VC pin to the section of the ground plane that is connected to PWRGND. Any required bulk reservoir capacitor should parallel this one. Power ground and signal ground may be joined at a single point to optimize noise rejection and minimize DC drops.

**RAMP** (Voltage Ramp): This pin is the input to the PWM comparator. Connect a capacitor from here to GND. A voltage ramp is developed at this pin with a slope:

$$\frac{dV}{dT} = \frac{Sense\ Voltage}{R_{(SLOPE)}\ x\ C_{(RAMP)}}$$

Current mode control may be achieved with a minimum amount of external circuitry, in which case this pin provides slope compensation.

Because of the 1.3 V offset between the ramp input and the PWM comparator, the error amplifier output voltage can not exceed the effective ramp peak voltage and duty cycle clamping is easily achievable with appropriate values of  $R_{(SLOPE)}$  and  $C_{(RAMP)}$ .

**SLOPE** (Set Ramp Slope/Slope Compensation): A resistor from this pin to VCC will set the current used to generate the ramp. Connecting this resistor to the DC input line voltage will provide voltage feed-forward.



**SOFTSTART**: (soft start): SOFTSTART will remain at GND as long as VIN is below the UVLO threshold. SOFTSTART will be pulled up to about 4.8 V by an internal 9  $\mu$ A current source when VIN becomes valid (assuming a non-fault condition). In the event of a current-fault (CS+ voltage exceeding 2.5 V), SOFTSTART will be pulled to GND and them ramp to 4.8 V. If a fault occurs during the SOFTSTART cycle, the outputs will be immediately disabled and SOFTSTART must charge fully prior to resetting the fault latch.

For paralleled controllers, the SOFTSTART pins may be paralled to a single capacitor, but the charge currents will be additive.

**VC** (Output Switch Supply Voltage): This pin supplies power to the output drivers and their associated bias circuitry. Connect VC to a stable source above 3 V for normal operation, above 12 V for best performance. This supply should be bypassed directly to the PWRGND pin with low ESR, low ESL capacitors

**VIN** (Primary Chip Supply Voltage): This pin supplies power to the logic and analog circuitry on the integrated circuit that is not directly associated with driving the output stages. Connect VIN to a stable source above 12 V for normal operation. To ensure proper chip functionality, these devices will be inactive until VIN exceeds the upper undervoltage lockout threshold. This pin should by bypassed directly to the GND pin with low ESR, low ESL capacitors.

#### NOTE

When VIN exceeds the UVLO threshold the supply current ( $I_{IN}$ ) will jump from about 100  $\mu$ A to a current in excess of 20  $\mu$ A. If the UC1875-SP is not connected to a well bypassed supply, it may immediately enter UVLO again.

**VREF**: This pin is an accurate 5 V voltage reference. This output is capable of delivering about 60 mA to peripheral circuitry and is internally short circuit current limited. VREF is disabled while VIN is low enough to force the chip into UVLO. The circuit is also in UVLO until VREF reaches approximately 4.75 V. For best results bypass VREF with a 0.1 µF, low ESR, low ESL, capacitor to the GND pin.



#### APPLICATION INFORMATION

#### **Undervoltage Lockout Section**

When power is applied to the circuit and VIN is below the upper UVLO threshold,  $I_{IN}$  will be below 600  $\mu$ A, the reference generator will be off, the fault latch is reset, the soft-start pin is discharged, and the outputs are actively held low. When VIN exceeds the upper UVLO threshold, the reference generator turns on. All else remains in the shut-down mode until the output of the reference, VREF, exceeds 4.75 V.




Figure 3. Undervoltage Circuit

The high frequency oscillator may be either free-running or externally synchronized. For free-running operation, the frequency is set via an external resistor and capacitor to ground from the FREQSET pin.




Figure 4. Simplified Oscillator Schematic



#### Synchronizing The Oscillator

The CLOCKSYNC pin of the oscillator may be used to synchronize multiple UC1875-SP device by connecting the CLOCKSYNC of each UC1875-SP to the others:




Figure 5.

ALL ICs will sync to the chip with the fastest local oscillator.

R1 and RN may be needed to keep sync pulse narrow due to capacitance on line.

R1 and RN may also be needed to properly terminate R<sub>(SYNC)</sub> line.

### Syncing to External TTL/CMOS




Figure 6.

ICs will sync to the fastest chip or TTL clock if it is higher frequency.

R1 and RN may be needed to keep sync pulse narrow due to capacitance on line.

R1 and RN may also be needed to properly terminate R<sub>(SYNC)</sub> line.

Although the UC1875-SP has a local oscillator frequency, the device will synchronize to the fastest oscillator driving the CLOCKSYNC pin. This arrangement allows the synchronizing connection between ICs to be broken without any local loss of functionality.

Synchronizing the device to an external clock signal may be accomplished with a minimum of external circuitry, as shown in Figure 6.

Capacitive loading on the CLOCKSYNC pin will increase the clock pulse width, and may adversely effect system performance. Therefore, a resistor to ground from the CLOCKSYNC pin is optional, but may be required to offset capacitive loading on this pin. These resistors are shown in the oscillator schematics as R1, RN.



#### **Delay Blocks and Output Stages**

In each of the output stages, transistors Q3 through Q6 form a high-speed totem-pole driver which will source or sink more than one amp peak with a total delay of approximately 30 nanoseconds. To ensure a low output level prior to turn-on, transistors Q7 through Q9 form a self-biased driver to hold Q6 on prior to the supply reaching its turn-on threshold. This circuit is operable when the chip supply is zero. Q6 is also turned on and held low with a signal from the fault logic portion of the chip.




Figure 7.

The delay providing the dead-time is accomplished with C1 which must discharge to  $V_{TH}$  before the output can go high. The time is defined by the current sources, I1, which is programmed by an external resistor,  $R_{TD}$ . The voltage on the Delay Set pins is internally regulated to 2.5 V and the range of dead time control is from 50 to 200 nanoseconds.

#### **NOTE**

There is no way to disable the delay circuitry, and the delay time must be programmed.

## TEXAS INSTRUMENTS

#### **Output Switch Orientation**

The four outputs of the UC1875-SP interfaces to the full bridge converter switches as shown in Figure 8




Figure 8. 3 Winding Bifilar, AWG 30 Kynar Insulation

#### Fault/SoftStart

The fault control circuitry provides two forms of power shutdown:

- Complete turn-off of all four output power stages.
- Clamping the phase shift command to zero.

Complete turn-off is ordered for an over-current fault or a low supply voltage. When the SOFTSTART pin reaches its low threshold, switching is allowed to proceed while the phase-shift is advanced from zero to its nominal value with the time constant of the SOFT-START capacitor.

The fault logic insures that a continuous fault will institute a low frequency "hiccup" retry cycle by forcing the SOFT-START capacitor to charge through its full cycle between each restart attempt.




Figure 9.




Figure 10.

**NSTRUMENTS** 

www.ti.com.cn

# ZHCS612 - DECEMBER 2011 Slope/Ramp Pins

The ramp generator may be configured for the following control methods:

- Voltage Mode
- Voltage Feedforward
- · Current Mode
- Current Mode with Slope Compensation

Figure 11 shows a voltage-mode configuration. With  $R_{(SLOPE)}$  tied to a stable voltage source, the waveform on  $C_{(RAMP)}$  will be a constant-slope ramp, providing conventional voltage-mode control. If  $R_{(SLOPE)}$  is connected to the power supply input voltage, a variable-slope ramp will provide voltage feedforward.




Figure 11. Voltage Mode Operation

- 1. Simple voltage mode operation achieved by placing R<sub>(SLOPE)</sub> between VIN and SLOPE
- 2. Voltage Feedforward achieved by placing R<sub>(SLOPE)</sub> between supply voltage and SLOPE pin of UC1875-SP.

#### RAMP:

$$\frac{dV}{dT} = \frac{V_{Rslope}}{R_{SLOPE} \times C_{RAMP}}$$

For current-mode control the ramp generator may be disabled by grounding the slope pin and using the ramp pin as a direct current sense input to the PWM comparator.

23-Dec-2011

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-9455501V3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	
5962-9455501VRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
5962-9455502VKA	ACTIVE	CFP	W	24	25	TBD	A42	N / A for Pkg Type	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UC1875-SP:

Catalog: UC1875

NOTE: Qualified Version Definitions:




## PACKAGE OPTION ADDENDUM



23-Dec-2011

Catalog - TI's standard catalog product

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# www.BDTIC.com/TI

#### W (R-GDFP-F24)

#### **CERAMIC DUAL FLATPACK**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
  - E. Index point is provided on cap for terminal identification only.



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

#### 重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下,随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定,否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关TI 产品或服务的明示或暗示授权,且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI产品未获得用于关键的安全应用中的授权,例如生命支持应用(在该类应用中一旦TI产品故障将预计造成重大的人员伤亡),除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示,他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识,并且认可和同意,尽管任何应用相关信息或支持仍可能由TI提供,但他们将独力负责满足在关键安全应用中使用其产品及TI产品所需的所有法律、法规和安全相关要求。此外,购买者必须全额赔偿因在此类关键安全应用中使用TI产品而对TI及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用,以及环境方面的产品,除非TI 特别注明该产品属于"军用"或"增强型塑料"产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意,对TI 未指定军用的产品进行军事方面的应用,风险由购买者单独承担,并且独力负责在此类相关使用中满足所有法律和法规要求。

TI产品并非设计或专门用于汽车应用以及环境方面的产品,除非TI特别注明该产品符合ISO/TS 16949要求。购买者认可并同意,如果他们在汽车应用中使用任何未被指定的产品,TI对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP 机动性处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity		
	德州仪器在线技术支持社区	www.devisupport.com	

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2012 德州仪器 半导体技术(上海)有限公司