

# Current Mode PWM Controller

## FEATURES

- Optimized for Off-line and DC to DC Converters
- Low Start Up Current (<0.5mA)
- Trimmed Oscillator Discharge Current
- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500kHz Operation
- Low Ro Error Amp


## DESCRIPTION

The UC1842A/3A/4A/5A family of control ICs is a pin for pin compatible improved version of the UC3842/3/4/5 family. Providing the necessary features to control current mode switched mode power supplies, this family has the following improved features. Start up current is guaranteed to be less than 0.5mA. Oscillator discharge is trimmed to 8.3mA. During under voltage lockout, the output stage can sink at least 10mA at less than 1.2V for Vcc over 5V.

The difference between members of this family are shown in the table below.

Part #	UVLO On	UVLO Off	Maximum Duty Cycle
UC1842A	16.0V	10.0V	<100%
UC1843A	8.5V	7.9V	<100%
UC1844A	16.0V	10.0V	<50%
UC1845A	8.5V	7.9V	<50%

## BLOCK DIAGRAM



## CONNECTION DIAGRAMS

UC1842A/3A/4A/5A

UC2842A/3A/4A/5A


UC3842A/3A/4A/5A

### **ABSOLUTE MAXIMUM RATINGS (Note 1)**


Supply Voltage (Low Impedance Source) .....	30V
Supply Voltage (Icc mA) .....	Self Limiting
Output Current .....	±1A
Output Energy (Capacitive Load).....	5µJ
Analog Inputs (Pins 2, 3).....	-0.3V to +6.3V
Max negative voltage all pins .....	-0.3V
For 14 and 20 pin packages .....	(Vc - Vcc) > -0.3V
Error Amp Output Sink Current .....	10mA
Power Dissipation at TA ≤ 25°C (DIL-8) .....	1W
Storage Temperature Range.....	-65°C to +150°C
Junction Temperature Range .....	-55°C to +150°C
Lead Temperature (Soldering, 10 Seconds) .....	300°C

*Note 1. All voltages are with respect to Ground, Pin 5. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages. Pin numbers refer to DIL package only. The GND pins and the PGND pins must be connected to each other with short thick traces.*


### **SOIC-14 (TOP VIEW) D Package**



### **DIL-8, SOIC-8 (TOP VIEW) J or N, D8 Package**




### **PLCC-20, LCC-20 (TOP VIEW) Q, L Packages**



PACKAGE PIN FUNCTION	
FUNCTION	PIN
N/C	1
Comp	2
N/C	3-4
V <sub>FB</sub>	5
N/C	6
I <sub>SENSE</sub>	7
N/C	8-9
R <sub>T/CT</sub>	10
N/C	11
Pwr Gnd	12
Gnd	13
N/C	14
Output	15
N/C	16
V <sub>c</sub>	17
V <sub>CC</sub>	18
N/C	19
V <sub>REF</sub>	20

### **SOIC-WIDE16 (TOP VIEW) DW Package**



UC1842A/3A/4A/5A

UC2842A/3A/4A/5A

UC3842A/3A/4A/5A

## THERMAL CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted)

PACKAGE		$\theta_{JC}$	$\theta_{JA}$
DIL - 8	J	28 <sup>(1)</sup>	125 - 160
	N	25	110 <sup>(2)</sup>
SOIC - 8	D8	42	84 - 160 <sup>(2)</sup>
SOIC - 14	D14	35	50 - 120 <sup>(2)</sup>
CFP - 14	W	5.49 °C/W	175.4 °C/W
PLCC - 20	Q	34	43 - 75 <sup>(2)</sup>
SOIC Wide 16	DW	27	50 - 100 <sup>(2)</sup>
LLC - 20	L	20 <sup>(3)</sup>	70 - 80

(1)  $\theta_{JC}$  data values stated were derived from MIL-STD-1835B.

(2) Specified  $\theta_{JA}$  (junction to ambient) is for devices mounted to 5 in<sup>2</sup> FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for 5 in<sup>2</sup>. Test PWB was 0.062 in thick and typically used 0.635-mm trace widths for power packages and 1.3-mm trace widths for non-power packages with 100 x 100-mil probe land area at the end of each trace.

(3)  $\theta_{JC}$  data values stated were derived from MIL-STD-1835B. MIL-STD-1835B states that "The baseline values shown are worse case (mean+2s) for a 60 x 60 mil microcircuit device silicon die and applicable for devices with die sizes up to 144000 square mils. For device sizes greater than 14400 square mils use the following values; dual-in-line, 11°C/W; flat pack, 10°C/W; pin grid array, 10°C/W".

## DISSIPATION RATINGS

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING <sub>c</sub>	DERATING FACTOR ABOVE $T_A \leq 25^\circ\text{C}$	$T_A \leq 70^\circ\text{C}$ POWER RATING	$T_A \leq 80^\circ\text{C}$ POWER RATING	$T_A \leq 125^\circ\text{C}$ POWER RATING
W	700 mW	5.5 mW/°C	452 mW	370 mW	150 mW

UC1842A/3A/4A/5A

UC2842A/3A/4A/5A

UC3842A/3A/4A/5A

**ELECTRICAL CHARACTERISTICS** Unless otherwise stated, these specifications apply for  $-55^{\circ}\text{C} \leq \text{TA} \leq 125^{\circ}\text{C}$  for the UC184xA;  $-40^{\circ}\text{C} \leq \text{TA} \leq 125^{\circ}\text{C}$  for the UC284xAQ;  $-40^{\circ}\text{C} \leq \text{TA} \leq 85^{\circ}\text{C}$  for the UC284xA;  $0 \leq \text{TA} \leq 70^{\circ}\text{C}$  for the UC384xA;  $\text{VCC} = 15\text{V}$  (Note 5);  $\text{RT} = 10\text{k}\Omega$ ;  $\text{CT} = 3.3\text{nF}$ ;  $\text{TA} = \text{TJ}$ ; Pin numbers refer to DIL-8.

PARAMETER	TEST CONDITIONS	UC184xA\UC284xA			UC384xA			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
<b>Reference Section</b>								
Output Voltage	$\text{TJ} = 25^{\circ}\text{C}$ , $\text{IO} = 1\text{mA}$	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	$12 \leq \text{VIN} \leq 25\text{V}$		6	20		6	20	mV
Load Regulation	$1 \leq \text{IO} \leq 20\text{mA}$		6	25		6	25	mV
Temp. Stability	(Note 2, Note 7)		0.2	0.4		0.2	0.4	$\text{mV}/^{\circ}\text{C}$
Total Output Variation	Line, Load, Temp.	4.9		5.1	4.82		5.18	V
Output Noise Voltage	$10\text{Hz} \leq f \leq 10\text{kHz}$ $\text{TJ} = 25^{\circ}\text{C}$ (Note 2)		50			50		$\mu\text{V}$
Long Term Stability	$\text{TA} = 125^{\circ}\text{C}$ , 1000Hrs. (Note 2)		5	25		5	25	mV
Output Short Circuit		-30	-100	-180	-30	-100	-180	mA
<b>Oscillator Section</b>								
Initial Accuracy	$\text{TJ} = 25^{\circ}\text{C}$ (Note 6)	47	52	57	47	52	57	kHz
Voltage Stability	$12 \leq \text{VCC} \leq 25\text{V}$		0.2	1		0.2	1	%
Temp. Stability	$\text{TMIN} \leq \text{TA} \leq \text{TMAX}$ (Note 2)		5			5		%
Amplitude	$\text{VPIN} = 4$ peak to peak (Note 2)		1.7			1.7		V
Discharge Current	$\text{TJ} = 25^{\circ}\text{C}$ , $\text{VPIN} = 4 = 2\text{V}$ (Note 8) $\text{VPIN} = 4 = 2\text{V}$ (Note 8)	7.8	8.3	8.8	7.8	8.3	8.8	mA
<b>Error Amp Section</b>								
Input Voltage	$\text{VPIN} = 2.5\text{V}$	2.45	2.50	2.55	2.42	2.50	2.58	V
Input Bias Current			-0.3	-1		-0.3	-2	$\mu\text{A}$
AVOL	$2 \leq \text{VO} \leq 4\text{V}$	65	90		65	90		dB
Unity Gain Bandwidth	$\text{TJ} = 25^{\circ}\text{C}$ (Note 2)	0.7	1		0.7	1		MHz
PSRR	$12 \leq \text{VCC} \leq 25\text{V}$	60	70		60	70		dB
Output Sink Current	$\text{VPIN} = 2 = 2.7\text{V}$ , $\text{VPIN} = 1 = 1.1\text{V}$	2	6		2	6		mA
Output Source Current	$\text{VPIN} = 2 = 2.3\text{V}$ , $\text{VPIN} = 1 = 5\text{V}$	-0.5	-0.8		-0.5	-0.8		mA
VOUT High	$\text{VPIN} = 2 = 2.3\text{V}$ , $\text{RL} = 15\text{k}$ to ground	5	6		5	6		V
VOUT Low	$\text{VPIN} = 2 = 2.7\text{V}$ , $\text{RL} = 15\text{k}$ to Pin 8		0.7	1.1		0.7	1.1	V
<b>Current Sense Section</b>								
Gain	(Note 3, Note 4)	2.85	3	3.15	2.85	3	3.15	V/V
Maximum Input Signal	$\text{VPIN} = 1 = 5\text{V}$ (Note 3)	0.9	1	1.1	0.9	1	1.1	V
PSRR	$12 \leq \text{VCC} \leq 25\text{V}$ (Note 3)		70			70		dB
Input Bias Current			-2	-10		-2	-10	$\mu\text{A}$
Delay to Output	$\text{VPIN} = 3 = 0$ to $2\text{V}$ (Note 2)		150	300		150	300	ns
<b>Output Section</b>								
Output Low Level	$\text{ISINK} = 20\text{mA}$		0.1	0.4		0.1	0.4	V
	$\text{ISINK} = 200\text{mA}$		1.5	2.2		1.5	2.2	V
Output High Level	$\text{ISOURCE} = 20\text{mA}$	13	13.5		13	13.5		V
	$\text{ISOURCE} = 200\text{mA}$	12	13.5		12	13.5		V
Rise Time	$\text{TJ} = 25^{\circ}\text{C}$ , $\text{CL} = 1\text{nF}$ (Note 2)		50	150		50	150	ns
Fall Time	$\text{TJ} = 25^{\circ}\text{C}$ , $\text{CL} = 1\text{nF}$ (Note 2)		50	150		50	150	ns
UVLO Saturation	$\text{VCC} = 5\text{V}$ , $\text{ISINK} = 10\text{mA}$		0.7	1.2		0.7	1.2	V

**ELECTRICAL CHARACTERISTICS** Unless otherwise stated, these specifications apply for  $-55^{\circ}\text{C} \leq \text{TA} \leq 125^{\circ}\text{C}$  for the UC184xA;  $-40^{\circ}\text{C} \leq \text{TA} \leq 125^{\circ}\text{C}$  for the UC284xAQ;  $-40^{\circ}\text{C} \leq \text{TA} \leq 85^{\circ}\text{C}$  for the UC284xA;  $0 \leq \text{TA} \leq 70^{\circ}\text{C}$  for the UC384xA;  $\text{Vcc} = 15\text{V}$  (Note 5);  $\text{RT} = 10\text{k}\Omega$ ;  $\text{CT} = 3.3\text{nF}$ ;  $\text{TA} = \text{TJ}$ ; Pin numbers refer to DIL-8.

PARAMETER	TEST CONDITIONS	UC184xA\UC284xA			UC384xA			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
<b>Under-Voltage Lockout Section</b>								
Start Threshold	x842A/4A	15	16	17	14.5	16	17.5	V
	x843A/5A	7.8	8.4	9.0	7.8	8.4	9.0	V
Min. Operation Voltage After Turn On	x842A/4A	9	10	11	8.5	10	11.5	V
	x843A/5A	7.0	7.6	8.2	7.0	7.6	8.2	V
<b>PWM Section</b>								
Maximum Duty Cycle	x842A/3A	94	96	100	94	96	100	%
	x844A/5A	47	48	50	47	48	50	%
Minimum Duty Cycle				0			0	%
<b>Total Standby Current</b>								
Start-Up Current			0.3	0.5		0.3	0.5	mA
Operating Supply Current	$\text{V}_{\text{PIN}2} = \text{V}_{\text{PIN}3} = 0\text{V}$		11	17		11	17	mA
Vcc Zener Voltage	$\text{ICC} = 25\text{mA}$	30	34		30	34		V

**Note 2:** Ensured by design, but not 100% production tested.

**Note 3:** Parameter measured at trip point of latch with  $\text{V}_{\text{PIN}2} = 0$ .

**Note 4:** Gain defined as:  $A = \frac{\Delta \text{V}_{\text{PIN}1}}{\Delta \text{V}_{\text{PIN}3}}$ ;  $0 \leq \text{V}_{\text{PIN}3} \leq 0.8\text{V}$ .

**Note 5:** Adjust  $\text{Vcc}$  above the start threshold before setting at 15V.


**Note 6:** Output frequency equals oscillator frequency for the UC1842A and UC1843A. Output frequency is one half oscillator frequency for the UC1844A and UC1845A.

**Note 7:** "Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation:

$$\text{Temp Stability} = \frac{\text{VREF (max)} - \text{VREF (min)}}{\text{TJ (max)} - \text{TJ (min)}}. \text{VREF (max) and VREF (min) are the maximum & minimum reference voltage measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature."}$$


**Note 8:** This parameter is measured with  $\text{RT} = 10\text{k}\Omega$  to  $\text{VREF}$ . This contributes approximately  $300\mu\text{A}$  of current to the measurement. The total current flowing into the  $\text{RT/C}$  pin will be approximately  $300\mu\text{A}$  higher than the measured value.

### Error Amp Configuration




Error Amp can Source and Sink up to 0.5mA, and Sink up to 2mA.


### Under-Voltage Lockout




### Current Sense Circuit



### Output Saturation Characteristics




### Error Amplifier Open-Loop Frequency Response




## APPLICATIONS DATA (cont.)


## Oscillator Section



## Open-Loop Laboratory Test Fixture




## Slope Compensation



## APPLICATIONS DATA (cont.)

## Off-line Flyback Regulator



## Power Supply Specifications

- |                                |                                 |
|--------------------------------|---------------------------------|
| <i>1. Input Voltage</i>        | 95VAC to 130VAC<br>(50 Hz/60Hz) |
| <i>2. Line Isolation</i>       | 3750V                           |
| <i>3. Switching Frequency</i>  | 40kHz                           |
| <i>4. Efficiency Full Load</i> | 70%                             |

#### **5. Output Voltage:**

- A.  $+5V, \pm 5\%$ ; 1A to 4A load  
Ripple voltage: 50mV P-P Max
  - B.  $+12V, \pm 3\%$ ; 0.1A to 0.3A load  
Ripple voltage: 100mV P-P Max
  - C.  $-12V, \pm 3\%$ ; 0.1A to 0.3A load  
Ripple voltage: 100mV P-P Max

## REVISION HISTORY

Revision B (September 2009) to revision C (August 2010):

Corrected  $I_{SINK}$  voltage, page 4, 15 V to 1.5 V in two places.

Revision C (August 2010 to revision D (July 2011):

Updated Abs Max Table with Max negative voltage and GND pin notes.

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-8670405PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670405XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8670406PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670406XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8670407PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670407XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8670408PA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	
5962-8670408XA	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
UC1842AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1842AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1842AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1843AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1843AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1843AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1844AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1844AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1844AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC1845AJ	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1845AJ883B	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC1845AL883B	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
UC2842AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



www.ti.com

## PACKAGE OPTION ADDENDUM

5-Sep-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC2842ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2842ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC2842ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC2842ADWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC2842ADWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC2842AJ	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	
UC2842AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2842ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2843AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2843AJ	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	



www.ti.com

## PACKAGE OPTION ADDENDUM

5-Sep-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC2843AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2843ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2843AQ	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
UC2843AQG3	ACTIVE	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
UC2844AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2844ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2844AQD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AQD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AQD8R	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2844AQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



www.ti.com

## PACKAGE OPTION ADDENDUM

5-Sep-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC2845AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC2845ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC2845ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC2845AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC2845ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3842AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



www.ti.com

## PACKAGE OPTION ADDENDUM

5-Sep-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC3842ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3842ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC3842ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
UC3842AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3842ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3842J	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	
UC3843AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3843AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3843ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3844AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



# PACKAGE OPTION ADDENDUM

www.ti.com

5-Sep-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC3844AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3844AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3844ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	
UC3845AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845AD8	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845AD8G4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845AD8TR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845AD8TRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845ADTR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845ADTRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
UC3845AN	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
UC3845ANG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UC1842A, UC1843A, UC1844A, UC1845A, UC2843A, UC3842A, UC3842M, UC3843A, UC3844A, UC3845A :

- Catalog: [UC3842A](#), [UC3843A](#), [UC3844A](#), [UC3845A](#), [UC3842](#), [UC3845AM](#)
- Automotive: [UC2843A-Q1](#)
- Enhanced Product: [UC1842A-EP](#), [UC1843A-EP](#), [UC1844A-EP](#), [UC1845A-EP](#), [UC1842A-EP](#), [UC1843A-EP](#), [UC1844A-EP](#), [UC1845A-EP](#)
- Military: [UC1842A](#), [UC1843A](#), [UC1844A](#), [UC1845A](#)



www.ti.com



## PACKAGE OPTION ADDENDUM

5-Sep-2011


- Space: [UC1842A-SP](#), [UC1843A-SP](#), [UC1844A-SP](#), [UC1845A-SP](#), [UC1842A-SP](#), [UC1843A-SP](#), [UC1844A-SP](#), [UC1845A-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2842AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2842ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2842ADWTR	SOIC	DW	16	2000	330.0	16.4	10.85	10.8	2.7	12.0	16.0	Q1
UC2843AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2843ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2844AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2844ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC2844AQD8R	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	4.0	12.0	Q1
UC2845AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2845ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3842AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3842ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3843AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3843ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3844AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3844ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
UC3845AD8TR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3845ADTR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2842AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2842ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2842ADWTR	SOIC	DW	16	2000	346.0	346.0	33.0
UC2843AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2843ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2844AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2844ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC2844AQD8R	SOIC	D	8	2500	367.0	367.0	35.0
UC2845AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC2845ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3842AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3842ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3843AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3843ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3844AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3844ADTR	SOIC	D	14	2500	333.2	345.9	28.6
UC3845AD8TR	SOIC	D	8	2500	340.5	338.1	20.6
UC3845ADTR	SOIC	D	14	2500	333.2	345.9	28.6

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification.  
 E. Falls within MIL STD 1835 GDIP1-T8

FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - Falls within JEDEC MS-004

4040140/D 01/11

## MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010


- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Falls within JEDEC MS-001 variation BA.



**www.BDTIC.com/TI**

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




## LAND PATTERN DATA


D (R-PDSO-G14)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Example  
Non Soldermask Defined Pad



Example  
Pad Geometry  
(See Note C)

Example  
Solder Mask Opening  
(See Note E)


4211283-3/D 06/11

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## FN (S-PQCC-J\*\*)

20 PIN SHOWN


## PLASTIC J-LEADED CHIP CARRIER



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-018

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.

D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.


E. Reference JEDEC MS-012 variation AA.

## LAND PATTERN DATA


D (R-PDSO-G8)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Example  
Non Soldermask Defined Pad



Example  
Pad Geometry  
(See Note C)

Example  
Solder Mask Opening  
(See Note E)


4211283-2/D 06/11

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## MECHANICAL DATA

DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- NOTES:
- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
  - Falls within JEDEC MS-013 variation AA.

## LAND PATTERN DATA


DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Non Solder Mask Define Pad



4209202-2/E 07/11

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Refer to IPC7351 for alternate board design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

[TI E2E Community Home Page](#)

[e2e.ti.com](#)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated