

# +3 V, Dual, Serial Input 12-/10-Bit DACs

# AD7394/AD7395

#### FEATURES

Micropower: 100 μA/DAC 0.1 μA Typical Power Shutdown Single-Supply +2.7 V to +5.5 V Operation Compact 1.1 mm Height TSSOP-14 Package AD7394/12-Bit Resolution AD7395/10-Bit Resolution Serial Interface with Schmitt Trigger Inputs

#### APPLICATIONS

Automotive Output Span Voltage Portable Communications Digitally Controlled Calibration PC Peripherals

#### **GENERAL DESCRIPTION**


The AD7394/AD7395 family of dual, 12-/10-bit, voltage output digital-to-analog converters is designed to operate from a single +3 V supply. Built using a CBCMOS process, this monolithic DAC offers the user low cost and ease of use in single-supply +3 V systems. Operation is guaranteed over the supply voltage range of +2.7 V to +5.5 V making this device ideal for battery operated applications.

The full-scale output voltage is determined by the applied external reference input voltage, VREF. The rail-to-rail VREF input to  $V_{OUT}$  outputs allows for a full-scale voltage set equal to the positive supply  $V_{DD}$  or any value in between.

A doubled-buffered serial data interface offers high speed, microcontroller compatible inputs using serial-data-in (SDI), clock (CLK) and load strobe ( $\overline{\text{LDA}} + \overline{\text{LDB}}$ ) pins. A chip-select ( $\overline{\text{CS}}$ ) pin simplifies connection of multiple DAC packages by enabling the clock input when active low. Additionally, an  $\overline{\text{RS}}$ input sets the output to zero scale or to 1/2 scale based on the logic level applied to the MSB pin. The power shutdown pin, SHDN, reduces power dissipation to nanoamp current levels. All digital inputs contain Schmitt-triggered logic levels to minimize power dissipation and prevent false triggering on the clock input.

Both parts are offered in the same pinout to allow users to select the amount of resolution appropriate for their application without circuit card redesign.

#### FUNCTIONAL BLOCK DIAGRAM



The AD7394/AD7395 is specified over the extended industrial  $(-40^{\circ}\text{C to }+85^{\circ}\text{C})$  temperature range. Packages available include plastic DIP and low profile 1.75 mm height SO-14 surface mount packages. The AD7395ARU is available for ultracompact applications in a thin 1.1 mm TSSOP-14 package. For automotive applications the AD7395AR is specified for operation over the  $(-40^{\circ}\text{C to }+125^{\circ}\text{C})$  temperature range.




Figure 1. Differential Nonlinearity Error vs. Code

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998 WWW . BDT I C . COM / AD I

# AD7394/AD7395—SPECIFICATIONS AD7394 12-BIT RAIL-TO-RAIL VOLTAGE OUT DAC ELECTRICAL CHARACTERISTICS (@ $V_{REF IN} = 2.5 V$ , -40°C < T<sub>A</sub> < +85°C, unless otherwise noted)

Parameter	Symbol	Conditions	3 V ± 10%	5 V ± 10%	Units	
STATIC PERFORMANCE Resolution <sup>1</sup> Relative Accuracy <sup>2</sup> Relative Accuracy <sup>2</sup> Differential Nonlinearity <sup>2</sup> Differential Nonlinearity <sup>2</sup> Zero-Scale Error Full-Scale Voltage Error Full-Scale Voltage Error Full-Scale Tempco <sup>3</sup>	N INL INL DNL DNL V <sub>ZSE</sub> V <sub>FSE</sub> V <sub>FSE</sub> TCV <sub>FS</sub>	$T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ}C, +85^{\circ}C$ $T_{A} = +25^{\circ}C, \text{ Monotonic}$ Monotonic Data = 000 <sub>H</sub> $T_{A} = +25^{\circ}C, +85^{\circ}C, \text{ Data} = \text{FFF}_{H}$ $T_{A} = -40^{\circ}C, \text{ Data} = \text{FFF}_{H}$	$12 \\ \pm 1.5 \\ \pm 2.0 \\ \pm 0.9 \\ \pm 1 \\ 4.0 \\ \pm 8 \\ \pm 20 \\ -30$	$ \begin{array}{c} 12 \\ \pm 1.5 \\ \pm 2.0 \\ \pm 0.9 \\ \pm 1 \\ 4.0 \\ \pm 8 \\ \pm 20 \\ -30 \end{array} $	Bits LSB max LSB max LSB max MV max mV max mV max mV max ppm/°C typ	
$\begin{array}{l} \textbf{REFERENCE INPUT} \\ V_{\text{REF IN}} \text{ Range} \\ \textbf{Input Resistance} \\ \textbf{Input Capacitance}^3 \end{array}$	$V_{REF}$ $R_{REF}$ $C_{REF}$		0/V <sub>DD</sub> 2.5 5	0/V <sub>DD</sub> 2.5 5	V min/max M $\Omega$ typ <sup>4</sup> pF typ	
ANALOG OUTPUT Output Current (Source) Output Current (Sink) Capacitive Load <sup>3</sup>	I <sub>OUT</sub> I <sub>OUT</sub> C <sub>L</sub>	Data = $800_{\text{H}}$ , $\Delta V_{\text{OUT}}$ = 5 LSB Data = $800_{\text{H}}$ , $\Delta V_{\text{OUT}}$ = 5 LSB No Oscillation	1 3 100	1 3 100	mA typ mA typ pF typ	
LOGIC INPUTS Logic Input Low Voltage Logic Input High Voltage Input Leakage Current Input Capacitance <sup>3</sup>	$\begin{matrix} V_{IL} \\ V_{IH} \\ I_{IL} \\ C_{IL} \end{matrix}$		0.5 V <sub>DD</sub> -0.6 10 10	0.8 4.0 10 10	V max V min µA max pF max	
INTERFACE TIMING <sup>3, 5</sup> Clock Width High Clock Width Low Load Pulsewidth Data Setup Data Hold Clear Pulsewidth Load Setup Load Hold	$t_{CH}$ $t_{CL}$ $t_{LDW}$ $t_{DS}$ $t_{DH}$ $t_{CLRW}$ $t_{LD1}$ $t_{LD2}$		50 50 30 10 30 15 30 40	30 30 20 10 15 15 15 20	ns min ns min ns min ns min ns min ns min ns min ns min	
AC CHARACTERISTICS Output Slew Rate Settling Time <sup>6</sup> DAC Glitch Digital Feedthrough Feedthrough	SR t <sub>s</sub> Q Q V <sub>OUT</sub> /V <sub>REF</sub>	Data = $000_{\rm H}$ to FFF <sub>H</sub> to $000_{\rm H}$ To $\pm 0.1\%$ of Full Scale Code 7FF <sub>H</sub> to $800_{\rm H}$ to 7FF <sub>H</sub> $V_{\rm REF}$ = 1.5 V <sub>DC</sub> +1 V p-p, Data = $000_{\rm H}$ , f = 100 kHz	0.05 70 65 15 63	0.05 60 65 15 -63	V/µs typ µs typ nV/s typ nV/s typ dB typ	
SUPPLY CHARACTERISTICS Power Supply Range Shutdown Supply Current Positive Supply Current Power Dissipation Power Supply Sensitivity	V <sub>DD RANGE</sub> I <sub>DD_SD</sub> I <sub>DD</sub> P <sub>DISS</sub> PSS	$\frac{\text{DNL} < \pm 1 \text{ LSB}}{\text{SHDN} = 0, \text{ V}_{\text{IL}} = 0 \text{ V}, \text{ No Load}}$ $\text{V}_{\text{IL}} = 0 \text{ V}, \text{ No Load}$ $\text{V}_{\text{IL}} = 0 \text{ V}, \text{ No Load}$ $\Delta \text{V}_{\text{DD}} = \pm 5\%$	2.7/5.5 0.1/1.5 125/200 600 0.006	2.7/5.5 0.1/1.5 125/200 1000 0.006	V min/max µA typ/max µA typ/max µW max %/% max	

NOTES

<sup>1</sup>One LSB =  $V_{REF}/4096$  V for the 12-bit AD7394.

<sup>2</sup>The first two codes  $(000_{\rm H}, 001_{\rm H})$  are excluded from the linearity error measurement.

<sup>3</sup>These parameters are guaranteed by design and not subject to production testing.

<sup>4</sup>Typicals represent average readings measured at +25 °C.

<sup>6</sup>The settling time specification does not apply for negative going transitions within the last three LSBs of ground.

Specifications subject to change without notice.

<sup>&</sup>lt;sup>5</sup>All input control signals are specified with  $t_R = t_F = 2 \text{ ns}$  (10% to 90% of +3 V) and timed from a voltage level of 1.6 V.

# AD7395 10-BIT RAIL-TO-RAIL VOLTAGE OUT DAC

### ELECTRICAL CHARACTERISTICS (@ V<sub>REF IN</sub> = 2.5 V, -40°C < T<sub>A</sub> < +85°C/+125°C, unless otherwise noted)

Parameter	Symbol	Conditions	3 V ± 10%	5 V ± 10%	Units
STATIC PERFORMANCE					
Resolution <sup>1</sup>	N		10	10	Bits
Relative Accuracy <sup>2</sup>	INL	$T_A = +25^{\circ}C$	±1.5	±1.5	LSB max
Relative Accuracy <sup>2</sup>	INL	$T_{A}^{n} = -40^{\circ}C, +85^{\circ}C, +125^{\circ}C$	±2.0	±2.0	LSB max
Differential Nonlinearity <sup>2</sup>	DNL	Monotonic	±1	±1	LSB max
Zero-Scale Error	V <sub>ZSE</sub>	$Data = 000_{H}$	9.0	9.0	mV max
Full-Scale Voltage Error	V <sub>FSE</sub>	$T_A = +25^{\circ}C, +85^{\circ}C, +125^{\circ}C$			
	TOL	$Data = FFF_{H}$	$\pm 42$	$\pm 42$	mV max
Full-Scale Voltage Error	V <sub>FSE</sub>	$T_A = -40^{\circ}C$ , Data = FFF <sub>H</sub>	$\pm 48$	$\pm 48$	mV max
Full-Scale Tempco <sup>3</sup>	TCV <sub>FS</sub>		-35	-35	ppm/°C typ
REFERENCE INPUT					
V <sub>REF IN</sub> Range	V <sub>REF</sub>		0/V <sub>DD</sub>	0/V <sub>DD</sub>	V min/max
Input Resistance	R <sub>REF</sub>		2.5	2.5	$M\Omega typ^4$
Input Capacitance <sup>3</sup>	C <sub>REF</sub>		5	5	pF typ
ANALOG OUTPUT	- KEI				FJF
Output Current (Source)	I <sub>OUT</sub>	Data = $200_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB	1	1	mA typ
Output Current (Source)		Data = $200_{\rm H}$ , $\Delta V_{\rm OUT}$ = 5 LSB	3	3	mA typ
Capacitive Load <sup>3</sup>	I <sub>OUT</sub> C <sub>L</sub>	No Oscillation	100	100	pF typ
	CL	No Oscillation	100	100	prityp
LOGIC INPUTS					
Logic Input Low Voltage	V <sub>IL</sub>		0.5	0.8	V max
Logic Input High Voltage	V <sub>IH</sub>		V <sub>DD</sub> -0.6	4.0	V min
Input Leakage Current	I <sub>IL</sub>		10	10	μA max
Input Capacitance <sup>3</sup>	C <sub>IL</sub>		10	10	pF max
INTERFACE TIMING <sup>3, 5</sup>					
Clock Width High	t <sub>CH</sub>		50	30	ns min
Clock Width Low	t <sub>CL</sub>		50	30	ns min
Load Pulsewidth	t <sub>LDW</sub>		30	20	ns min
Data Setup	t <sub>DS</sub>		10	10	ns min
Data Hold	t <sub>DH</sub>		30	15	ns min
Clear Pulsewidth	t <sub>CLRW</sub>		15	15	ns min
Load Setup	t <sub>LD1</sub>		30	15	ns min
Load Hold	t <sub>LD2</sub>		40	20	ns min
AC CHARACTERISTICS					
Output Slew Rate	SR	Data = $000_{\rm H}$ to $3FF_{\rm H}$ to $000_{\rm H}$	0.05	0.05	V/µs typ
Settling Time <sup>6</sup>	t <sub>s</sub>	To $\pm 0.1\%$ of Full Scale	70	60	µs typ
DAC Glitch	Q	Code $7FF_{H}$ to $800_{H}$ to $7FF_{H}$	65	65	nV/s typ
Digital Feedthrough	Q		15	15	nV/s typ
Feedthrough	V <sub>OUT</sub> /V <sub>REF</sub>	$V_{REF} = 1.5 V_{DC} + 1 V p - p_{1}$			
	1001 KEI	Data = $000_{\rm H}$ , f = 100 kHz	-63	-63	dB typ
SUPPLY CHARACTERISTICS					
Power Supply Range	V <sub>DD RANGE</sub>	DNL < ±1 LSB	2.7/5.5	2.7/5.5	V min/max
Shutdown Supply Current		$\frac{D}{SHDN} = 0$ , $V_{IL} = 0$ V, No Load	0.1/1.5	0.1/1.5	μA typ/max
Positive Supply Current	I <sub>DD_SD</sub>	$V_{IL} = 0$ V, No Load	125/200	125/200	μA typ/max μA typ/max
Power Dissipation	I <sub>DD</sub> P	$V_{\rm IL} = 0$ V, No Load $V_{\rm IL} = 0$ V, No Load	600	125/200	μΑ typ/max μW max
Power Supply Sensitivity	P <sub>DISS</sub> PSS	$\Delta V_{\rm DD} = \pm 5\%$	0.006	0.006	%/% max
I Gwei Supply Sensitivity	100	$\Delta v DD = \pm 3/0$	0.000	0.000	70/ /0 IIIax

NOTES

<sup>1</sup>One LSB =  $V_{REF}/4096$  V for the 10-bit AD7395.

<sup>2</sup>The first two codes  $(000_{\rm H}, 001_{\rm H})$  are excluded from the linearity error measurement.

<sup>3</sup>These parameters are guaranteed by design and not subject to production testing.

<sup>4</sup>Typicals represent average readings measured at +25 °C.

<sup>5</sup>All input control signals are specified with  $t_R = t_F = 2 \text{ ns} (10\% \text{ to } 90\% \text{ of } +3 \text{ V})$  and timed from a voltage level of 1.6 V.

<sup>6</sup>The settling time specification does not apply for negative going transitions within the last three LSBs of ground.

Specifications subject to change without notice.




Figure 2. Timing Diagram




Figure 3. Timing Diagram

<b>CS</b>	CLK	RS	MSB	SHDN	LDA/B	Serial Shift Register Function	DAC Register Function
Н	x	Н	X	Н	Н	No Effect	Latched
L	L	Н	X	Н	H	No Effect	Latched
L	Н	Н	X	Н	Н	No Effect	Latched
L	^+	н	X	Н	Н	Shift-Register-Data Advanced One Bit	Latched
L	1+	Н	X	Н	L	Shift-Register-Data Advanced One Bit	Transparent
L	Η	Η	X	Н	L	No Effect	Transparent
^+	L	Η	X	Н	Н	No Effect	Latched
Η	Х	Η	X	Н	$\downarrow$ -	No Effect	Updated with Current Shift Register
							Contents
Η	Х	Η	X	Н	L	No Effect	Transparent
Х	Х	L	Н	Н	Х	No Effect	Loaded with 800 <sub>H</sub>
Х	Х	1+	Н	Н	Н	No Effect	Latched with 800 <sub>H</sub>
Х	Х	L	L	Н	Х	No Effect	Loaded with All Zeros
Х	Х	1+	L	Н	Н	No Effect	Latched All Zeros
Х	Х	Х	X	L	Х	No Effect	No Affect

NOTES

1.  $\uparrow$ + positive logic transition;  $\downarrow$ - negative logic transition; X Don't Care 2. Do not clock in serial data while level sensitive inputs  $\overline{\text{LDA}}$  or  $\overline{\text{LDB}}$  are logic LOW.

Table II. AD7394 Serial Input Register Data Format, Data Is Loaded in MSB-First Format

		MSB											LSB
		B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
AD73	94	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table III. AD7395 Serial Input Register Data Format, Data Is Loaded in MSB-First Format

	MSB									LSB
	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
AD7395	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

#### ABSOLUTE MAXIMUM RATINGS\*

$V_{DD}$ to GND0.3 V, +7 V
$V_{\text{REF}}$ to GND $\ldots$
Logic Inputs to GND0.3 V, +8 V
$V_{OUT}$ to GND0.3 V, $V_{DD}$ + 0.3 V
I <sub>OUT</sub> Short Circuit to GND 50 mA
Package Power Dissipation $(T_J \max - T_A)/\theta_{JA}$
Thermal Resistance $\theta_{JA}$
14-Lead Plastic DIP Package (N-14) 103°C/W
14-Lead SOIC Package (R-14) 158°C/W
14-Lead Thin Shrink Surface Mount (RU-14) 180°C/W
Maximum Junction Temperature $(T_J max) \dots 150^{\circ}C$

Operating Temperature Range40°C to +85°C
AD7395AR and AD7395AN Only40°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature
N-14 (Soldering, 10 sec)+300°C
R-14 (Vapor Phase, 60 sec) $\dots + 215^{\circ}$ C
RU-14 (Infrared, 15 sec)+224°C

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ORDERING GUIDE**

Model	Res (LSB)	Temperature Range	Package Description	Package Options
AD7394AN	12	-40°C to +85°C	14-Lead P-DIP	N-14
AD7394AR	12	-40°C to +85°C	14-Lead SOIC	R-14
AD7395AN	10	-40°C to +125°C	14-Lead P-DIP	N-14
AD7395AR	10	-40°C to +125°C	14-Lead SOIC	R-14
AD7395ARU	10	$-40^{\circ}$ C to $+85^{\circ}$ C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14

The AD7394/AD7395 contains 709 transistors. The die size measures 70 mil  $\times$  99 mil.

#### CAUTION\_

REV.0

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7394/AD7395 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




-

Pin		
No.	Name	Function
1	AGND	Analog Ground.
2	V <sub>OUTA</sub>	DAC A Voltage Output.
3	V <sub>REF</sub>	DAC Reference voltage input terminal. Establishes DAC full-scale output voltage. Pin can be tied to $V_{DD}$ pin.
4	DGND	Digital Ground. Should be tied to analog GND.
5	CS	Chip Select, active low input. Disables shift register loading when high. Does not effect $\overline{\text{LDA}}$ or $\overline{\text{LDB}}$ operation.
6	CLK	Clock input, positive edge clocks data into shift register, MSB data bit first.
7	SDI	Serial Data Input, input data loads directly into the shift register.
8	LDA	Load DAC register strobe, level sensitive active low. Transfers shift register data to DAC A register. Asyn- chronous active low input. See Control Logic Truth Table for operation.
9	RS	Resets DAC register to zero condition or half-scale, depending on MSB pin logic level. Asynchronous active low input.
10	LDB	Load DAC register strobe, level-sensitive active low. Transfers shift register data to DAC B register. Asyn- chronous active low input. See Control Logic Truth Table for operation.
11	MSB	Digital Input: Logic High presets DAC registers to half-scale $800_{\rm H}$ (sets MSB bit to one) when the $\overline{\rm RS}$ pin is strobed; Logic Low clears all DAC registers to zero ( $000_{\rm H}$ ) when the $\overline{\rm RS}$ pin is strobed.
12	SHDN	Active low shutdown control input. Does not affect register contents as long as power is present on $V_{DD}$ . New data can be loaded into the shift register and DAC register during shutdown. When device is powered up the most recent data loaded into the DAC register will control the DAC output.
13	$V_{DD}$	Positive power supply input. Specified range of operation +2.7 V to +5.5 V
14	V <sub>OUTB</sub>	DAC B Voltage Output.

#### PIN FUNCTION DESCRIPTIONS

#### **PIN CONFIGURATIONS**



# **Typical Performance Characteristics- AD7394/AD7395**




Figure 4. AD7394 Integral Nonlinearity Error vs. Code




Figure 5. Total Unadjusted Error Histogram




Figure 7. Full-Scale Output Tempco Histogram





Figure 10. AD7394 Output Noise Density vs. Frequency



*Figure 8. Integral Nonlinearity Error vs. V*<sub>*REF*</sub>




Figure 11. Supply Current vs. Logic Input Voltage




Figure 6. Total Unadjusted Error Histogram




Figure 9. Full-Scale Error vs. V<sub>REF</sub>




Figure 12. Logic Threshold vs. Supply Voltage




Figure 13. Supply Current vs. Clock Frequency




Figure 14. AD7394 Power Supply Rejection vs. Frequency




Figure 16. AD7394  $I_{OUT}$  Source Current vs.  $\Delta V_{OUT}$ 




Figure 17. Midscale Transition Performance




Figure 15. AD7394  $I_{OUT}$  Sink Current vs.  $\Delta V_{OUT}$ 




Figure 18. AD7395 Reference Multiplying Bandwidth




Figure 19. Long-Term Drift Accelerated by Burn-In

#### **OPERATION**

The AD7394 and AD7395 are a set of pin compatible, dual, 12-bit/10-bit digital-to-analog converters. These single-supply operation devices consume less than 200 microamps of current while operating from power supplies in the +2.7 V to +5.5 V range, making them ideal for battery operated applications. They contain a voltage-switched, 12-bit/10-bit, laser trimmed digital-to-analog converter, rail-to-rail output op amps, two DAC registers and a serial input shift register. The external reference input has constant input resistance independent of the digital code setting of the DAC. In addition, the reference input can be tied to the same supply voltage as V<sub>DD</sub>, resulting in a maximum output voltage span of 0 to V<sub>DD</sub>. The serial interface consists of a serial data input (SDI), clock (CLK) and chip select pin  $(\overline{CS})$  and two load DAC Register pins  $(\overline{LDA} \text{ and }$  $\overline{\text{LDB}}$ ). A reset ( $\overline{\text{RS}}$ ) pin is available to reset the DAC register to zero scale or midscale, depending on the digital level applied to the MSB pin. This function is useful for power-on reset or system failure recovery to a known state. Additional power savings are accomplished by activating the SHDN pin resulting in a 1.5 µA maximum consumption sleep mode.

#### **D/A CONVERTER SECTION**

The voltage switched R-2R DAC generates an output voltage dependent on the external reference voltage connected to the REF pin according to the following equation:

$$V_{OUT} = \frac{V_{REF} \times D}{2^N} \tag{1}$$

where D is the decimal data word loaded into the DAC register and N is the number of bits of DAC resolution. In the case of the 10-bit AD7395 using a 2.5 V reference, Equation 1 simplifies to:

$$V_{OUT} = \frac{2.5 \times D}{1024}$$
(2)

Using Equation 2 the nominal midscale voltage at  $V_{OUT}$  is 1.25 V for D = 512; full-scale voltage is 2.497 V. The LSB step size is  $= 2.5 \times 1/1024 = 0.0024$  V.

For the 12-bit AD7394 operating from a 5.0 V reference Equation 1 becomes:

$$V_{OUT} = \frac{5.0 \times D}{4096}$$
(3)

Using Equation 3 the AD7394 provides a nominal midscale voltage of 2.50 V for D = 2048, and a full-scale output of 4.998 V. The LSB step size is  $= 5.0 \times 1/4096 = 0.0012$  V.

#### **AMPLIFIER SECTION**

The internal DAC's output is buffered by a low power consumption precision amplifier. The op amp has a 60  $\mu$ s typical settling time to 0.1% of full scale. There are slight differences in settling time for negative slewing signals versus positive. Also, negative transition settling time to within the last 6 LSBs of zero volts has an extended settling time. The rail-to-rail output stage of this amplifier has been designed to provide precision performance while operating near either power supply. Figure 20 shows an equivalent output schematic of the rail-to-rail-amplifier with its N-channel pull-down FETs that will pull an output load directly to GND. The output sourcing current is provided by a P-channel pull-up device that can source current to GND terminated loads.




Figure 20. Equivalent Analog Output Circuit

The rail-to-rail output stage provides more than  $\pm 1$  mA of output current. The N-channel output pull-down MOSFET shown in Figure 20 has a 35  $\Omega$  ON resistance, which sets the sink current capability near ground. In addition to resistive load driving capability, the amplifier has also been carefully designed and characterized for up to 100 pF capacitive load driving capability.

#### **REFERENCE INPUT**

The reference input terminal has a constant input resistance independent of digital code which results in reduced glitches on the external reference voltage source. The high 2.5 M $\Omega$  input resistance minimizes power dissipation within the AD7394/ AD7395 D/A converters. The V<sub>REF</sub> input accepts input voltages ranging from ground to the positive supply voltage V<sub>DD</sub>. One of the simplest applications, which saves an external reference voltage source, is connection of the  $V_{REF}$  terminal to the positive  $V_{DD}$  supply. This connection results in a rail-to-rail voltage output span maximizing the programmed range. The reference input will accept ac signals as long as they are kept within the supply voltage range,  $0 < V_{REF} < V_{DD}$ . The reference bandwidth and integral nonlinearity error performance are plotted in the Typical Performance Characteristics section (see Figures 8 and 18). The ratiometric reference feature makes the AD7394/AD7395 an ideal companion to ratiometric analog-to-digital converters such as the AD7896.

#### POWER SUPPLY

The very low power consumption of the AD7394/AD7395 is a direct result of a circuit design optimizing the use of a CBCMOS process. By using the low power characteristics of CMOS for the logic, and the low noise, tight matching of the complementary bipolar transistors, excellent analog accuracy is achieved. One advantage of the rail-to-rail output amplifiers used in the AD7394/AD7395 is the wide range of usable supply voltage. The part is fully specified and tested for operation from +2.7 V to +5.5 V.

POWER SUPPLY BYPASSING AND GROUNDING

Local supply bypassing consisting of a 10  $\mu$ F tantalum electrolytic in parallel with a 0.1  $\mu$ F ceramic capacitor is recommended in all applications (Figure 21).





Figure 21. Recommended Supply Bypassing for the AD7394/AD7395

#### INPUT LOGIC LEVELS

All digital inputs are protected with a Zener-type ESD protection structure (Figure 22) that allows logic input voltages to exceed the  $V_{DD}$  supply voltage. This feature can be useful if the user is driving one or more of the digital inputs with a 5 V CMOS logic input-voltage level while operating the AD7394/AD7395 on a +3 V power supply. If this mode of interface is used, make sure that the  $V_{OL}$  of the 5 V CMOS meets the  $V_{IL}$  input requirement of the AD7394/AD7395 operating at 3 V. See Figure 12 for a graph of digital logic input threshold versus operating  $V_{DD}$  supply voltage.



#### Figure 22. Equivalent Digital Input ESD Protection

In order to minimize power dissipation from input logic levels that are near the  $V_{IH}$  and  $V_{IL}$  logic input voltage specifications, a Schmitt trigger design was used that minimizes the inputbuffer current consumption compared to traditional CMOS input stages. Figure 11 is a plot of incremental input voltage versus supply current showing that negligible current consumption takes place when logic levels are in their quiescent state. The normal crossover current still occurs during logic transitions. A secondary advantage of this Schmitt trigger is the prevention of false triggers that would occur with slow moving logic transitions when a standard CMOS logic interface or opto isolators are used. The logic inputs SDI, CLK,  $\overline{CS}$ ,  $\overline{LDA}$ ,  $\overline{LDB}$ ,  $\overline{RS}$ ,  $\overline{SHDN}$  all contain the Schmitt trigger circuits.




Figure 23. Equivalent Digital Interface Logic

#### DIGITAL INTERFACE

The AD7394/AD7395 has a serial data input. A functional block diagram of the digital section is shown in Figure 23, while Table I contains the truth table for the logic control inputs. Three pins control the serial data input register loading. Two additional pins determine which DAC will receive the data loaded into the input shift register. Data at the SDI is clocked into the shift register on the rising edge of the CLK. Data is entered in the MSB-first format. The active low chip select  $(\overline{CS})$ pin enables loading of data into the shift register from the SDI pin. Twelve clock pulses are required to load the 12-bit AD7390 DAC shift register. If additional bits are clocked into the shift register, for example, when a microcontroller sends two 8-bit bytes, the MSBs are ignored (Table IV). The lowest resolution AD7395 is also loaded MSB-first with 10 bits of data. Again, if additional bits are clocked into the shift register only the last 10 bits clocked in are used. When  $\overline{CS}$  returns to logic high, shiftregister loading is disabled. The load pins  $\overline{\text{LDA}}$  and  $\overline{\text{LDB}}$  control the flow of data from the shift register to the DAC register. After a new value is clocked into the serial-input register, it will be transferred to the DAC register associated with its  $\overline{\text{LDA}}$  or LDB logic control line. Note, if the user wants to load both DAC registers with the current contents of the shift register, both control lines  $\overline{\text{LDA}}$  and  $\overline{\text{LDB}}$  should be strobed together. The  $\overline{\text{LDA}}$  and  $\overline{\text{LDB}}$  pins are level-sensitive and should be returned to logic high prior to any new data being sent to the input shift register to avoid changing the DAC register values. See Truth Table for complete set of conditions.

#### RESET (RS) PIN

Forcing the asynchronous  $\overline{\text{RS}}$  pin low will set the DAC register to all zeros, or midscale, depending on the logic level applied to the MSB pin. When the MSB pin is set to logic high, both DAC registers will be reset to midscale (i.e., the DAC Register's MSB bit will be set to Logic 1 followed by all zeros). The reset function is useful for setting the DAC outputs to zero at power-up or after a power supply interruption. Test systems and motor controllers are two of many applications that benefit from powering up to a known state. The external reset pulse can be

### www.BDTIC.com/ADEv.o

						• •									
MSB			BYT	E 1			LSB	MSB			BYTI	E 0			LSB
B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table IV. Typical Microcontroller Interface Formats

D11-D0: 12-bit AD7394 DAC data; D9-D0: 10-bit AD7395 DAC data; X = Don't Care; The MSB of byte 1 is the first bit that is loaded into the SDI input.

generated by the microprocessor's power-on RESET signal, by an output from the microprocessor, or by an external resistor and capacitor. RESET has a Schmitt trigger input which results in a clean reset function when using external resistor/capacitor generated pulses. See the Control-Logic Truth Table I.

#### POWER SHUTDOWN (SHDN)

Maximum power savings can be achieved by using the power shutdown control function. This hardware activated feature is controlled by the active low input SHDN pin. This pin has a Schmitt trigger input which helps to desensitize it to slowly changing inputs. By placing a logic low on this pin the internal consumption of the device is reduced to nano amp levels, guaranteed to 1.5 µA maximum over the operating temperature range. When the AD7394/AD7395 has been programmed into the power shutdown state, the present DAC register data is maintained as long as V<sub>DD</sub> remains greater than 2.7 V. Once a wake-up command  $\overline{SHDN} = 1$  is given, the DAC voltage outputs will return to their previous values. It typically takes 80 microseconds for the output voltage to fully stabilize. In the shutdown state the DAC output amplifier exhibits an opencircuit with a nominal output resistance of 500 k $\Omega$  to ground. If the power shutdown feature is not needed, then the user should tie the  $\overline{SHDN}$  pin to the  $V_{DD}$  voltage thereby disabling this function.

#### UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for the AD7394. As shown in Figure 24, the AD7394 has been designed to drive loads as low as 5 k $\Omega$  in parallel with 100 pF. The code table for this operation is shown in Table V.




Figure 24. AD7394 Unipolar Output Operation

#### Table V. Unipolar Code Table

Hexadecimal Number in DAC Register	Decimal Number in DAC Register	Output Voltage (V) [V <sub>REF</sub> = 2.5 V]		
FFF	4095	2.4994		
801	2049	1.2506		
800	2048	1.2500		
7FF	2047	1.2494		
000	0	0		

The circuit can be configured with an external reference plus power supply, or powered from a single dedicated regulator or reference depending on the application performance requirements.

#### **BIPOLAR OUTPUT OPERATION**

Although the AD7395 has been designed for single-supply operation, the output can easily be configured for bipolar operation. A typical circuit is shown in Figure 25. This circuit uses a clean regulated +5 V supply for power, which also provides the circuit's reference voltage. Since the AD7395 output span swings from ground to very near +5 V, it is necessary to choose an external amplifier with a common-mode input voltage range that extends to its positive supply rail. The micropower consumption OP196 has been designed just for this purpose and results in only 50 microamps of maximum current consumption. Connection of the equally valued 470 k $\Omega$  resistors results in a differential amplifier mode of operation with a voltage gain of two, which produces a circuit output span of ten volts, that is, -5 V to +5 V. As the DAC is programmed from zero code  $000_{\rm H}$  to midscale  $200_{\rm H}$  to full-scale  $3FF_{\rm H}$ , the circuit output voltage V<sub>0</sub> is set at -5 V, 0 V and +5 V (-1 LSB). The output voltage V<sub>0</sub> is coded in offset binary according to Equation 4.

$$V_{OUT} = \left[ \left( \frac{D}{512} \right) - 1 \right] \times 5 \tag{4}$$

where *D* is the decimal code loaded in the AD7395 DAC register. Note that the LSB step size is 10/1024 = 10 mV. This circuit has been optimized for micropower consumption including the 470 k $\Omega$  gain setting resistors, which should have low temperature coefficients to maintain accuracy and matching (preferably the same resistor material, such as metal film). If better stability is required, the power supply could be substituted with a precision reference voltage such as the low dropout REF195, which can easily supply the circuit's 262 microamps of current, and still provide additional power for the load connected to V<sub>OUT</sub>. The micropower REF195 is guaranteed to source 10 mA

output drive current, but consumes only 50 microamps internally. If higher resolution is required, the AD7394 can be used with the addition of two more bits of data inserted into the software coding, which would result in a 2.5 mV LSB step size. Table VI shows examples of nominal output voltages,  $V_0$ , provided by the Bipolar Operation circuit application.




Figure 25. Bipolar Output Operation

#### Table VI. Bipolar Code Table

Hexadecimal Number in DAC Register	Decimal Number in DAC Register	Analog Output Voltage (V)
3FF	1023	4.9902
201	513	0.0097
200	512	0.0000
1FF	511	-0.0097
000	0	-5.0000

#### OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

**Plastic DIP Package** Thin Surface Mount TSSOP Package (N-14) (RU-14) 0.795 (20.19) 0.201 (5.10) 0.725 (18.42) 0.193 (4.90) AAAAA 4 0.280 (7.11) 14 8 0.240 (6.10) 0.325 (8.25) 7 + 0.195 (4.95) đ 0.300 (7.62) 0.177 (4.50) PIN 1 0.256 (6.50) 0.060 (1.52) 0.115 (2.93) 0.169 (4.30) 0.246 (6.25) 0.015 (0.38) 0.210 (5.33) MAX **T** 0.130 (3.30) 0.160 (4.06) H&H H H H H 0.115 (2.93) 0.015 (0.381) 0.100 0.070 (1.77) SEATING PLANE PIN 1 0.022 (0.558) 0.008 (0.204) (2.54) 0.045 (1.15) BSC 0.014 (0.356) 0.006 (0.15) 0.0433 (1.10) MAX 0.002 (0.05) 4 <u>8</u> 0 0.028 (0.70) 0.0118 (0.30) 0.0256 **SOIC** Package 0.020 (0.50) SEATING 0.0079 (0.20) (0.65) BSC 0.0075 (0.19) (R-14) 0.0035 (0.090) 0.3444 (8.75) 0.3367 (8.55) Ħ 8888 Ħ **4** 0.1574 (4.00) 14 8 0.2440 (6.20) 0.1497 (3.80) 0.2284 (5.80) 4 ▋₹▋₿₿₿₿₿ PIN 1 0.0688 (1.75) 0.0196 (0.50) × 45° 0.0098 (0.25) 0.0532 (1.35) 0.0099 (0.25) 0.0040 (0.10) \* 8 0.0500 0.0192 (0.49) 0 SEATING 0.0099 (0.25) 0.0500 (1.27) (1.27) BSC 0.0138 (0.35) PLANE 0.0160 (0.41) 0.0075 (0.19)