

Quad-Channel Isolators with Integrated DC-to-DC Converter

ADuM6400/ADuM6401/ADuM6402/ADuM6403/ADuM6404

FEATURES

isoPower integrated, isolated dc-to-dc converter Regulated 3.3 V or 5 V output Up to 500 mW output power Quad dc-to-25 Mbps (NRZ) signal isolation channels **Schmitt trigger inputs** 16-lead SOIC package with 7.6 mm creepage High temperature operation: 105°C High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals (pending) **UL** recognition

5000 V rms for 1 minute per UL1577 **CSA Component Acceptance Notice #5A** IEC 60950-1: 600 V rms (reinforced) IEC 60601-1: 250 V rms (reinforced)

VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 $V_{IORM} = 560 V peak$

APPLICATIONS

RS-232/RS-422/RS-485 transceivers **Medical isolation** AC/dc power supply startup bias and gate drives Isolated sensor interface

GENERAL DESCRIPTION

The ADuM640x1 devices are quad-channel digital isolators with isoPower®, an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., iCoupler® technology, the dc-to-dc converter provides up to 500 mW of regulated, isolated power at either 5.0 V or 3.3 V from a 5.0 V input supply, or 3.3 V from a 3.3 V supply at the power levels shown in Table 1. This eliminates the need for a separate, isolated dc-to-dc converter in low power, isolated designs. The iCoupler chip scale transformer technology is used to isolate the logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

The ADuM640x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide for more information).

isoPower uses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. Refer to the AN-0971 application note for board layout recommendations at www.analog.com.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM640x Block Diagram




Table 1. Power Levels

| Input Voltage (V) | Output Voltage (V) | Output Power (mW) |
|-------------------|--------------------|-------------------|
| 5 | 5 | 500 |
| 5 | 3.3 | 330 |
| 3.3 | 3.3 | 200 |

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700 ©2009 Analog Devices, Inc. All rights reserved. Fax: 781.461.3113

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

TABLE OF CONTENTS

| Peatures |
|---|
| Applications |
| General Description |
| Functional Block Diagrams |
| Revision History |
| Specifications |
| Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply |
| Electrical Characteristics—3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply |
| Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply |
| Package Characteristics |
| Regulatory Approvals |
| Insulation and Safety-Related Specifications |
| DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics |
| Recommended Operating Conditions |
| Absolute Maximum Ratings10 |
| ESD Caution |

| Pin Configurations and Function Descriptions | 11 |
|--|----|
| Truth Table | 15 |
| Typical Performance Characteristics | 16 |
| Terminology | 18 |
| Applications Information | 19 |
| Theory of Operation | 19 |
| Printed Circuit Board (PCB) Layout | 19 |
| Thermal Analysis | 19 |
| Propagation Delay-Related Parameters | 20 |
| EMI Considerations | 20 |
| DC Correctness and Magnetic Field Immunity | 20 |
| Power Consumption | 21 |
| Power Considerations | 21 |
| Insulation Lifetime | 22 |
| Outline Dimensions | 23 |
| Ordering Guide | 23 |

REVISION HISTORY

5/09—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^{\circ}C$, $V_{DD1} = V_{SEL} = V_{ISO} = 5$ V. Minimum/maximum specifications apply over the entire recommended operation range which is $4.5 \text{ V} \le V_{DD1}$, V_{SEL} , $V_{ISO} \le 5.5$ V; and $-40^{\circ}C \le T_A \le +105^{\circ}C$, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted.

Table 2. DC-to-DC Converter Static Specifications

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|-------------------------|-----|-----|-----|--------|--|
| DC-TO-DC CONVERTER SUPPLY | | | | | | |
| Setpoint | V _{ISO} | 4.7 | 5.0 | 5.4 | ٧ | $I_{ISO} = 0 \text{ mA}$ |
| Line Regulation | V _{ISO (LINE)} | | 1 | | mV/V | $I_{ISO} = 50 \text{ mA}, V_{DD1} = 4.5 \text{ V to } 5.5 \text{ V}$ |
| Load Regulation | $V_{\text{ISO (LOAD)}}$ | | 1 | 5 | % | $I_{ISO} = 10 \text{ mA to } 90 \text{ mA}$ |
| Output Ripple | V _{ISO (RIP)} | | 75 | | mV p-p | 20 MHz bandwidth, $C_{BO} = 0.1 \mu F 10 \mu F$, $I_{ISO} = 90 \text{ mA}$ |
| Output Noise | $V_{ISO\ (NOISE)}$ | | 200 | | mV p-p | $C_{BO} = 0.1 \ \mu F 10 \ \mu F, I_{ISO} = 90 \ mA$ |
| Switching Frequency | fosc | | 180 | | MHz | |
| PW Modulation Frequency | f_{PWM} | | 625 | | kHz | |
| Output Supply | I _{ISO (MAX)} | 100 | | | mA | $V_{ISO} > 4.5 \text{ V}$ |
| Efficiency at I _{ISO (MAX)} | | | 34 | | % | $I_{ISO} = 100 \text{ mA}$ |
| I _{DD1} , No V _{ISO} Load | I _{DD1 (Q)} | | 19 | 30 | mA | |
| I _{DD1} , Full V _{ISO} Load | I _{DD1 (MAX)} | | 290 | | mA | |

Table 3. DC-to-DC Converter Dynamic Specifications

| | | 2 Mbps | s—A Grade, B | 25 N | 1bps—C | Grade | | | |
|----------------|-------------------------|--------|--------------|------|--------|-------|-----|------|--------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions |
| SUPPLY CURRENT | | | | | | | | | |
| ADuM6400 | I_{DD1} | | 19 | | | 64 | | mA | No V _{ISO} load |
| | Iso (load) | | 100 | | | 89 | | mA | |
| ADuM6401 | I _{DD1} | | 19 | | | 68 | | mA | No V _{ISO} load |
| | Iso (load) | | 100 | | | 87 | | mA | |
| ADuM6402 | I _{DD1} | | 19 | | | 71 | | mA | No V _{ISO} load |
| | Iso (load) | | 100 | | | 85 | | mA | |
| ADuM6403 | I _{DD1} | | 19 | | | 75 | | mA | No V _{ISO} load |
| | I _{ISO (LOAD)} | | 100 | | | 83 | | mA | |
| ADuM6404 | I_{DD1} | | 19 | | | 78 | | mA | No V _{ISO} load |
| | Iso (load) | | 100 | | | 81 | | mA | |

Table 4. Switching Specifications

| | | | A Grade | e | | C Grad | e | | |
|-----------------------------------|-------------------------------------|------|---------|-----|-----|--------|-----|-------|-------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions |
| SWITCHING SPECIFICATIONS | | | | | | | | | |
| Data Rate | | | | 1 | | | 25 | Mbps | Within PWD limit |
| Propagation Delay | t _{PHL} , t _{PLH} | | 55 | 100 | | 45 | 60 | ns | 50% input to 50% output |
| Pulse Width Distortion | PWD | | | 40 | | | 6 | ns | tplh — tphl |
| Change vs. Temperature | | | | | | 5 | | ps/°C | |
| Pulse Width | PW | 1000 | | | 40 | | | ns | Within PWD limit |
| Propagation Delay Skew | t _{PSK} | | | 50 | | | 15 | ns | Between any two units |
| Channel Matching | | | | | | | | | |
| Codirectional ¹ | t PSKCD | | | 50 | | | 6 | ns | |
| Opposing Directional ² | t _{PSKOD} | | | 50 | | | 15 | ns | |

¹ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

Table 5. Input and Output Characteristics

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|--------------------------------|--|-------|--------------------------|-------|--|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V _{IH} | 0.7 V _{ISO} or 0.7 V _{DD1} | | | V | |
| Logic Low Input Threshold | V _{IL} | | | $0.3V_{ISO}or0.3V_{DD1}$ | V | |
| Logic High Output Voltages | V _{OH} | $V_{DD1} - 0.3 \text{ or } V_{ISO} - 0.3$ | 5.0 | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| | | $V_{DD1} - 0.5 \text{ or } V_{ISO} - 0.5$ | 4.8 | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V _{OL} | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$ |
| | | | 0.2 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Undervoltage Lockout | | | | | | V _{DD1} , V _{DDL} , V _{ISO} supply |
| Positive Going Threshold | $V_{\text{UV+}}$ | | 2.7 | | V | |
| Negative Going Threshold | V _{UV} _ | | 2.4 | | V | |
| Hysterisis | V _{UVH} | | 0.3 | | V | |
| Input Currents per Channel | h | -20 | +0.01 | +20 | μΑ | $0 \text{ V} \leq V_{lx} \leq V_{DDX}$ |
| AC SPECIFICATIONS | | | | | | |
| Output Rise/Fall Time | t _R /t _F | | 2.5 | | ns | 10% to 90% |
| Common-Mode Transient Immunity ¹ | CM | 25 | 35 | | kV/μs | $V_{lx}=V_{DD1}$ or V_{ISO} , $V_{CM}=1000$ V, transient magnitude = 800 V |
| Refresh Rate | f _r | | 1.0 | | Mbps | |

 $^{^{1}}$ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_{0} > 0.8 \times V_{DD1}$ or $0.8 \times V_{ID0}$ for a high input or $V_{0} < 0.8 \times V_{DD1}$ or $0.8 \times V_{ID0}$ for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

² Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = V_{ISO} = 3.3 \text{ V}$, $V_{SEL} = GND_{ISO}$. Minimum/maximum specifications apply over the entire recommended operation range which is $3.0 \text{ V} \le V_{DD1}$, V_{SEL} , $V_{ISO} \le 3.6 \text{ V}$; and $-40^{\circ}\text{C} \le T_A \le +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 6. DC-to-DC Converter Static Specifications

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--------------------------|-----|-----|-----|--------|--|
| DC-TO-DC CONVERTER SUPPLY | | | | | | |
| Setpoint | V _{ISO} | 3.0 | 3.3 | 3.6 | V | $I_{ISO} = 0 \text{ mA}$ |
| Line Regulation | V _{ISO (LINE)} | | 1 | | mV/V | $I_{ISO} = 30 \text{ mA}, V_{DD1} = 3.0 \text{ V to } 3.6 \text{ V}$ |
| Load Regulation | V _{ISO (LOAD)} | | 1 | 5 | % | $I_{ISO} = 6 \text{ mA to } 54 \text{ mA}$ |
| Output Ripple | V _{ISO (RIP)} | | 50 | | mV p-p | 20 MHz bandwidth, $C_{BO} = 0.1 \mu F 10 \mu F$, $I_{ISO} = 54 \text{ mA}$ |
| Output Noise | V _{ISO (NOISE)} | | 130 | | mV p-p | $C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 54 \ mA$ |
| Switching Frequency | fosc | | 180 | | MHz | |
| PW Modulation Frequency | f _{PWM} | | 625 | | kHz | |
| Output Supply | I _{ISO (MAX)} | 60 | | | mA | $V_{ISO} > 3 V$ |
| Efficiency at I _{ISO (MAX)} | | | 33 | | % | $I_{ISO} = 60 \text{ mA}$ |
| I _{DD1} , No V _{ISO} Load | I _{DD1 (Q)} | | 14 | 20 | mA | |
| I _{DD1} , Full V _{ISO} Load | I _{DD1 (MAX)} | | 175 | | mA | |

Table 7. DC-to-DC Converter Dynamic Specifications

| | | 2 Mbps- | -A Grade, B | Grade, C Grade | 25 N | 1bps—C | Grade | | |
|----------------|-------------------------|---------|-------------|----------------|------|--------|-------|------|--------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions |
| SUPPLY CURRENT | | | | | | | | | |
| ADuM6400 | I _{DD1} | | 14 | | | 41 | | mA | No V _{ISO} load |
| | I _{ISO (LOAD)} | | 60 | | | 43 | | mA | |
| ADuM6401 | I _{DD1} | | 14 | | | 44 | | mA | No V _{ISO} load |
| | I _{ISO} (LOAD) | | 60 | | | 42 | | mA | |
| ADuM6402 | I _{DD1} | | 14 | | | 46 | | mA | No V _{ISO} load |
| | I _{ISO} (LOAD) | | 60 | | | 41 | | mA | |
| ADuM6403 | I _{DD1} | | 14 | | | 47 | | mA | No V _{ISO} load |
| | I _{ISO} (LOAD) | | 60 | | | 39 | | mA | |
| ADuM6404 | I _{DD1} | | 14 | | | 51 | | mA | No V _{ISO} load |
| | I _{ISO} (LOAD) | | 60 | | | 38 | | mA | |

Table 8. Switching Specifications

| | | | A Grad | е | | C Grad | le | | |
|-----------------------------------|-------------------------------------|------|--------|-----|-----|--------|-----|-------|-------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions |
| SWITCHING SPECIFICATIONS | | | | | | | | | |
| Data Rate | | | | 1 | | | 25 | Mbps | Within PWD limit |
| Propagation Delay | t _{PHL} , t _{PLH} | | 60 | 100 | | 45 | 60 | ns | 50% input to 50% output |
| Pulse Width Distortion | PWD | | | 40 | | | 6 | ns | tplh - tphl |
| Change vs. Temperature | | | | | | 5 | | ps/°C | |
| Pulse Width | PW | 1000 | | | 40 | | | ns | Within PWD limit |
| Propagation Delay Skew | t _{PSK} | | | 50 | | | 45 | ns | Between any two units |
| Channel Matching | | | | | | | | | |
| Codirectional ¹ | t PSKCD | | | 50 | | | 6 | ns | |
| Opposing Directional ² | t _{PSKOD} | | | 50 | | | 15 | ns | |

¹ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

² Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

Table 9. Input and Output Characteristics

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|--------------------------------|---|-------|--|-------|---|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | VIH | 0.7 V _{ISO} or 0.7 V _{DD1} | | | V | |
| Logic Low Input Threshold | VIL | | | $0.3V_{\text{ISO}}or0.3V_{\text{DD1}}$ | V | |
| Logic High Output Voltages | V _{OH} | $V_{DD1} - 0.2 \text{ or } V_{ISO} - 0.2$ | 3.3 | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| | | $V_{\text{DD1}} - 0.5 \text{ or } V_{\text{ISO}} - 0.5$ | 3.1 | | V | $I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$ |
| Logic Low Output Voltages | V _{OL} | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$ |
| | | | 0.0 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Undervoltage Lockout | | | | | | V _{DD1} , V _{DDL} , V _{ISO} supply |
| Positive Going Threshold | V_{UV+} | | 2.7 | | V | |
| Negative Going Threshold | V_{UV-} | | 2.4 | | V | |
| Hysterisis | V_{UVH} | | 0.3 | | V | |
| Input Currents per Channel | l ₁ | -10 | +0.01 | +10 | μΑ | $0 \text{ V} \leq V_{lx} \leq V_{DDX}$ |
| AC SPECIFICATIONS | | | | | | |
| Output Rise/Fall Time | t _R /t _F | | 2.5 | | ns | 10% to 90% |
| Common-Mode Transient Immunity ¹ | CM | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}$ or V_{ISO} , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Refresh Rate | f_{r} | | 1.0 | | Mbps | |

 $^{^{1}}$ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_{0} > 0.8 \times V_{DD1}$ or $0.8 \times V_{BD}$ for a high input or $V_{0} < 0.8 \times V_{DD1}$ or $0.8 \times V_{BD}$ for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = 5.0 \text{ V}$, $V_{ISO} = 3.3 \text{ V}$, $V_{SEL} = GND_{ISO}$. Minimum/maximum specifications apply over the entire recommended operation range which is $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $3.0 \text{ V} \le V_{ISO} \le 3.6 \text{ V}$; and $-40^{\circ}\text{C} \le T_A \le +105^{\circ}\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 10. DC-to-DC Converter Static Specifications

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--------------------------|-----|-----|-----|--------|--|
| DC-TO-DC CONVERTER SUPPLY | | | | | | |
| Setpoint | V _{ISO} | 3.0 | 3.3 | 3.6 | V | $I_{ISO} = 0 \text{ mA}$ |
| Line Regulation | V _{ISO (LINE)} | | 1 | | mV/V | $I_{ISO} = 50 \text{ mA}, V_{DD1} = 3.0 \text{ V to } 3.6 \text{ V}$ |
| Load Regulation | V _{ISO (LOAD)} | | 1 | 5 | % | $I_{ISO} = 6 \text{ mA to } 54 \text{ mA}$ |
| Output Ripple | V _{ISO (RIP)} | | 50 | | mV p-p | 20 MHz bandwidth, $C_{BO} = 0.1 \mu F 10 \mu F$, $I_{ISO} = 90 \text{ mA}$ |
| Output Noise | V _{ISO (NOISE)} | | 130 | | mV p-p | $C_{BO} = 0.1 \mu\text{F} 10 \mu\text{F}, I_{ISO} = 90 \text{mA}$ |
| Switching Frequency | fosc | | 180 | | MHz | |
| PW Modulation Frequency | f _{PWM} | | 625 | | kHz | |
| Output Supply | I _{ISO (MAX)} | | | 100 | mA | $V_{ISO} > 3 V$ |
| Efficiency at I _{ISO (MAX)} | | | 30 | | % | I _{ISO} = 90 mA |
| I_{DD1} , No V_{ISO} Load | I _{DD1 (Q)} | | 14 | 20 | mA | |
| I _{DD1} , Full V _{ISO} Load | I _{DD1 (MAX)} | | 230 | | mA | |

Table 11. DC-to-DC Converter Dynamic Specifications

| | | 2 Mbp | 2 Mbps—A Grade, B Grade, C Grade | | 25 N | 25 Mbps—C Grade | | | |
|----------------|-------------------------|-------|----------------------------------|-----|------|-----------------|-----|------|--------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions |
| SUPPLY CURRENT | | | | | | | | | |
| ADuM6400 | I _{DD1} | | 9 | | | 43 | | mA | No V _{ISO} load |
| | I _{ISO} (LOAD) | | 100 | | | 93 | | mA | |
| ADuM6401 | I _{DD1} | | 9 | | | 44 | | mA | No V _{ISO} load |
| | Iso (load) | | 100 | | | 92 | | mA | |
| ADuM6402 | I _{DD1} | | 9 | | | 45 | | mA | No V _{ISO} load |
| | Iso (load) | | 100 | | | 91 | | mA | |
| ADuM6403 | I _{DD1} | | 9 | | | 46 | | mA | No V _{ISO} load |
| | I _{ISO} (LOAD) | | 100 | | | 89 | | mA | |
| ADuM6404 | I _{DD1} | | 9 | | | 47 | | mA | No V _{ISO} load |
| | I _{ISO (LOAD)} | | 100 | | | 88 | | mA | |

Table 12. Switching Specifications

| | | A Grade | | | C Grade | | | | |
|-----------------------------------|-------------------------------------|---------|-----|-----|---------|-----|-----|-------|-------------------------|
| Parameter | Symbol | Min | Тур | Max | Min | Тур | Max | Unit | Test Conditions |
| SWITCHING SPECIFICATIONS | | | | | | | | | |
| Data Rate | | | | 1 | | | 25 | Mbps | Within PWD limit |
| Propagation Delay | t _{PHL} , t _{PLH} | | 60 | 100 | | 45 | 60 | ns | 50% input to 50% output |
| Pulse Width Distortion | PWD | | | 40 | | | 6 | ns | tplh - tphl |
| Change vs. Temperature | | | | | | 5 | | ps/°C | |
| Pulse Width | PW | 1000 | | | 40 | | | ns | Within PWD limit |
| Propagation Delay Skew | t _{PSK} | | | 50 | | | 15 | ns | Between any two units |
| Channel Matching | | | | | | | | | |
| Codirectional ¹ | t _{PSKCD} | | | 50 | | | 6 | ns | |
| Opposing Directional ² | t _{PSKOD} | | | 50 | | | 15 | ns | |

¹ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

Table 13. Input and Output Characteristics

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|--------------------------------|--|---|------------------------------|-------|--|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | VIH | 0.7 V _{ISO} or 0.7 V _{DD1} | | | V | |
| Logic Low Input Threshold | VIL | | | $0.3V_{ISO}$ or $0.3V_{DD1}$ | V | |
| Logic High Output Voltages | V _{OH} | $V_{DD1} - 0.2, V_{ISO} - 0.2$ | $V_{\text{DD1}} \ or \ V_{\text{ISO}}$ | | V | $I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$ |
| | | $V_{DD1} - 0.5 \text{ or} $ $V_{ISO} - 0.5$ | $V_{DD1} - 0.2 \text{ or } V_{ISO} - 0.2$ | | V | $I_{Ox} = -4 \text{ mA, } V_{lx} = V_{lxH}$ |
| Logic Low Output Voltages | VoL | | 0.0 | 0.1 | V | $I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$ |
| | | | 0.0 | 0.4 | V | $I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$ |
| Undervoltage Lockout | | | | | | V _{DD1} , V _{DDL} , V _{ISO} supply |
| Positive Going Threshold | $V_{\text{UV+}}$ | | 2.7 | | V | |
| Negative Going Threshold | $V_{\text{UV}-}$ | | 2.4 | | V | |
| Hysterisis | V_{UVH} | | 0.3 | | V | |
| Input Currents per Channel | l _l | -10 | +0.01 | +10 | μΑ | $0 \text{ V} \leq V_{lx} \leq V_{DDx}$ |
| AC SPECIFICATIONS | | | | | | |
| Output Rise/Fall Time | t _R /t _F | | 2.5 | | ns | 10% to 90% |
| Common-Mode Transient Immunity ¹ | CM | 25 | 35 | | kV/μs | $V_{lx} = V_{DD1}$ or V_{ISO} , $V_{CM} = 1000$ V, transient magnitude = 800 V |
| Refresh Rate | f _r | | 1.0 | | Mbps | |

 $^{^{1}}$ [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8 \times V_{DD1}$ or $0.8 \times V_{ID0}$ for a high input or $V_0 < 0.8 \times V_{DD1}$ or $0.8 \times V_{ID0}$ for a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

² Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

PACKAGE CHARACTERISTICS

Table 14. Thermal and Isolation Characteristics

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|------------------|-----|------------------|-----|------|--|
| Resistance (Input to Output) ¹ | R _{I-O} | | 10 ¹² | | Ω | |
| Capacitance (Input to Output) ¹ | C _{I-O} | | 2.2 | | рF | f = 1 MHz |
| Input Capacitance ² | Cı | | 4.0 | | рF | |
| IC Junction to Ambient Thermal Resistance | θ_{JA} | | 45 | | °C/W | Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces ³ |

¹ The device is considered a 2-terminal device: Pin 1 to Pin 8 are shorted together; and Pin 9 to Pin 16 are shorted together.

REGULATORY APPROVALS

Table 15.

| UL (Pending) 1 | CSA | VDE (Pending) ² |
|--|--|---|
| Recognized under 1577 component recognition program ¹ | Approved under CSA Component Acceptance Notice #5A | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ³ |
| 5000 V rms isolation voltage double protection | Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 600 V rms (848 V peak) maximum working voltage | Reinforced insulation, 846 V peak |
| | Reinforced insulation per IEC 60601-1 250 V rms (353 V peak) maximum working voltage | |
| File E214100 | File 205078 | File 2471900-4880-0001 |

 $^{^{1}}$ In accordance with UL 1577, each ADuM640x is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 μA).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 16. Critical Safety-Related Dimensions and Material Properties

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage | | 5000 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 7.6 | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(I02) | >8.0 | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) | | 0.017 min | mm | Distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | IEC 60112 |
| Isolation Group | | II | | Material group (DIN VDE 0110, 1/89, Table 1) |

² Input capacitance is from any input data pin to ground.

³ See the Thermal Analysis section for thermal model definitions.

² In accordance with DIN EN 60747-5-2, each ADuM640x is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 nC)


³ In accordance with DIN V VDE V 0884-10, each ADuM640x is proof tested by applying an insulation test voltage ≥1590 V peak for 1 second (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (*) marking on packages denotes DIN V VDE V 0884-10 approval.

Table 17. VDE Characteristics

| Description | Conditions | Symbol | Characteristic | Unit |
|--|--|-----------------|----------------|--------|
| Installation Classification per DIN VDE 0110 | | | | |
| For Rated Mains Voltage ≤ 150 V rms | | | I to IV | |
| For Rated Mains Voltage ≤ 300 V rms | | | l to III | |
| For Rated Mains Voltage ≤ 400 V rms | | | l to II | |
| Climatic Classification | | | 40/105/21 | |
| Pollution Degree per DIN VDE 0110, Table 1 | | | 2 | |
| Maximum Working Insulation Voltage | | VIORM | 846 | V peak |
| Input-to-Output Test Voltage, Method b1 | $V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC | V_{PR} | 1590 | V peak |
| Input-to-Output Test Voltage, Method a | | V_{PR} | | |
| After Environmental Tests Subgroup 1 | $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | | 1375 | V peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | | 1018 | V peak |
| Highest Allowable Overvoltage | Transient overvoltage, t _{TR} = 10 sec | V_{TR} | 6000 | V peak |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 7) | | | |
| Case Temperature | | Ts | 150 | °C |
| Side 1 I _{DD1} Current | | I _{S1} | 555 | mA |
| Insulation Resistance at Ts | $V_{IO} = 500 \text{ V}$ | Rs | >109 | Ω |



Figure~7.~Thermal~Derating~Curve,~Dependence~of~Safety~Limiting~Values~on~Case~Temperature,~per~DIN~EN~60747-5-2

RECOMMENDED OPERATING CONDITIONS

Table 18.

| Parameter | Symbol | Min | Max | Unit |
|------------------------------------|-----------------------|-----|------|------|
| Operating Temperature ¹ | T _A | -40 | +105 | °C |
| Supply Voltages ² | | | | |
| $V_{DD1} @ V_{SEL} = 0 V$ | V_{DD} | 3.0 | 5.5 | V |
| $V_{DD1} @ V_{SEL} = V_{ISO}$ | V_{DD} | 4.5 | 5.5 | V |
| Minimum Load | I _{ISO(MIN)} | 10 | | mA |

 $^{^{\}rm 1}$ Operation at 105 $^{\rm o}$ C requires reduction of the maximum load current as specified in Table 19.

² Each voltage is relative to its respective ground.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 19.

| Parameter | Rating |
|--|---|
| Storage Temperature Range (T _{ST}) | −55°C to +150°C |
| Ambient Operating Temperature Range (T _A) | −40°C to +105°C |
| Supply Voltages (V _{DD1} , V _{ISO}) ¹ | −0.5 V to +7.0 V |
| Input Voltage (V _{IA} , V _{IB} , V _{IC} , V _{ID} , V _{SEL}) ^{1, 2} | -0.5 V to V _{DDI} + 0.5 V |
| Output Voltage $(V_{OA}, V_{OB}, V_{OC}, V_{OD})^{1,2}$ | $-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$ |
| Average Output Current per Pin ³ | −10 mA to +10 mA |
| Common-Mode Transients ⁴ | –100 kV/μs to +100 kV/μs |

¹ Each voltage is relative to its respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 20. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime 1

| | U | 0 11 | | |
|-------------------------------|-----|--------|---|--|
| Parameter | Max | Unit | Applicable Certification | |
| AC Voltage, Bipolar Waveform | 424 | V peak | All certifications, 50-year operation | |
| AC Voltage, Unipolar Waveform | | | | |
| Basic Insulation | 600 | V peak | Working voltage per IEC 60950-1 | |
| Reinforced Insulation | 560 | V peak | Working voltage per DIN V VDE V 0884-10 | |
| DC Voltage | | | | |
| Basic Insulation | 600 | V peak | Working voltage per IEC 60950-1 | |
| Reinforced Insulation | 560 | V peak | Working voltage per DIN V VDE V 0884-10 | |

¹ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

² V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the Printed Circuit Board (PCB) Layout section.

³ See Figure 7 for maximum rated current values for various temperatures.

^{4.} Common-mode transients exceeding the absolute maximum slew rate may cause latch-up or permanent damage.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 8. ADuM6400 Pin Configuration

Table 21. ADuM6400 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|--------------------|--|
| 1 | V_{DD1} | Primary Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 2, 8 | GND ₁ | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 3 | VIA | Logic Input A. |
| 4 | V_{IB} | Logic Input B. |
| 5 | V_{IC} | Logic Input C. |
| 6 | V_{ID} | Logic Input D. |
| 7 | V_{DDL} | Data Channel Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 9, 15 | GND _{ISO} | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 10 | V _{SEL} | Output Voltage Selection. When $V_{SEL} = V_{ISO}$, the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$, the V_{ISO} setpoint is 3.3 V. |
| 11 | V_{OD} | Logic Output D. |
| 12 | Voc | Logic Output C. |
| 13 | V _{OB} | Logic Output B. |
| 14 | Voa | Logic Output A. |
| 16 | V _{ISO} | Secondary Supply Voltage Output for External Loads, 3.3 V (V _{SEL} Low) or 5.0 V (V _{SEL} High). |




Figure 9. ADuM6401 Pin Configuration

Table 22. ADuM6401 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|--------------------|--|
| 1 | V_{DD1} | Primary Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 2, 8 | GND₁ | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 3 | VIA | Logic Input A. |
| 4 | V _{IB} | Logic Input B. |
| 5 | V _{IC} | Logic Input C. |
| 6 | V _{OD} | Logic Output D. |
| 7 | V_{DDL} | Data Channel Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 9, 15 | GND _{ISO} | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 10 | V _{SEL} | Output Voltage Selection. When $V_{SEL} = V_{ISO}$, the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$, the V_{ISO} setpoint is 3.3 V. |
| 11 | V_{ID} | Logic Input D. |
| 12 | Voc | Logic Output C. |
| 13 | V _{OB} | Logic Output B. |
| 14 | Voa | Logic Output A. |
| 16 | V _{ISO} | Secondary Supply Voltage Output for External Loads, 3.3 V (V _{SEL} Low) or 5.0 V (V _{SEL} High). |




Figure 10. ADuM6402 Pin Configuration

Table 23. ADuM6402 Pin Function Descriptions

| Pin No. | Mnemonic | Description | | | | | |
|---------|--------------------|--|--|--|--|--|--|
| 1 | V_{DD1} | Primary Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. | | | | | |
| 2, 8 | GND₁ | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground. | | | | | |
| 3 | VIA | Logic Input A. | | | | | |
| 4 | V_{IB} | Logic Input B. | | | | | |
| 5 | Voc | Logic Output C. | | | | | |
| 6 | V _{OD} | Logic Output D. | | | | | |
| 7 | V_{DDL} | Data Channel Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. | | | | | |
| 9, 15 | GND _{ISO} | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground. | | | | | |
| 10 | V _{SEL} | Output Voltage Selection. When $V_{SEL} = V_{ISO}$, the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$, the V_{ISO} setpoint is 3.3 V. | | | | | |
| 11 | V_{ID} | Logic Input D. | | | | | |
| 12 | V _{IC} | Logic Input C. | | | | | |
| 13 | V _{OB} | Logic Output B. | | | | | |
| 14 | Voa | Logic Output A. | | | | | |
| 16 | V _{ISO} | Secondary Supply Voltage Output for External Loads, 3.3 V (V _{SEL} Low) or 5.0 V (V _{SEL} High). | | | | | |




Figure 11. ADuM6403 Pin Configuration

Table 24. ADuM6403 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|--------------------|--|
| 1 | V_{DD1} | Primary Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 2, 8 | GND₁ | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 3 | VIA | Logic Input A. |
| 4 | V _{OB} | Logic Output B. |
| 5 | Voc | Logic Output C. |
| 6 | V _{OD} | Logic Output D. |
| 7 | V_{DDL} | Data Channel Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 9, 15 | GND _{ISO} | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 10 | V _{SEL} | Output Voltage Selection. When $V_{SEL} = V_{ISO}$, the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$, the V_{ISO} setpoint is 3.3 V. |
| 11 | V_{ID} | Logic Input D. |
| 12 | V _{IC} | Logic Input C. |
| 13 | V _{IB} | Logic Input B. |
| 14 | V _{OA} | Logic Output A. |
| 16 | V _{ISO} | Secondary Supply Voltage Output for External Loads, 3.3 V (V _{SEL} Low) or 5.0 V (V _{SEL} High). |




Figure 12. ADuM6404 Pin Configuration

Table 25. ADuM6404 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|--------------------|--|
| 1 | V_{DD1} | Primary Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 2, 8 | GND₁ | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 8 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 3 | V _{OA} | Logic Output A. |
| 4 | V _{OB} | Logic Output B. |
| 5 | Voc | Logic Output C. |
| 6 | V _{OD} | Logic Output D. |
| 7 | V_{DDL} | Data Channel Supply Voltage, 3.0 V to 5.5 V. Pin 1 and Pin 7 must be connected to the same external voltage source. |
| 9, 15 | GND _{ISO} | Ground Reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and it is recommended that both pins be connected to a common ground. |
| 10 | V _{SEL} | Output Voltage Selection. When $V_{SEL} = V_{ISO}$, the V_{ISO} setpoint is 5.0 V. When $V_{SEL} = GND_{ISO}$, the V_{ISO} setpoint is 3.3 V. |
| 11 | V_{ID} | Logic Input D. |
| 12 | V _{IC} | Logic Input C. |
| 13 | V_{IB} | Logic Input B. |
| 14 | VIA | Logic Input A. |
| 16 | V _{ISO} | Secondary Supply Voltage Output for External Loads, 3.3 V (V _{SEL} Low) or 5.0 V (V _{SEL} High). |

TRUTH TABLE

Table 26. Truth Table (Positive Logic)

| V _{Ix} Input ¹ | V _{SEL} Input | V _{DD1} State | V _{DD1} Input (V) | V _{ISO} State | V _{ISO} Output (V) | Vox Output ¹ | Notes | | |
|------------------------------------|------------------------|------------------------|----------------------------|------------------------|-----------------------------|-------------------------|--------------------------------|--|--|
| High | High | Powered | 5.0 | Powered | 5.0 | High | Normal operation, data is high | | |
| Low | High | Powered | 5.0 | Powered | 5.0 | Low | Normal operation, data is low | | |
| High | Low | Powered | 3.3 | Powered | 3.3 | High | Normal operation, data is high | | |
| Low | Low | Powered | 3.3 | Powered | 3.3 | Low | Normal operation, data is low | | |
| High | Low | Powered | 5.0 | Powered | 3.3 | High | Normal operation, data is high | | |
| Low | Low | Powered | 5.0 | Powered | 3.3 | Low | Normal operation, data is low | | |
| High | High | Powered | 3.3 | Powered | 5.0 | High | Configuration not recommended | | |
| Low | High | Powered | 3.3 | Powered | 5.0 | Low | Configuration not recommended | | |

 $^{^1\,}V_{lx}$ and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 13. Typical Power Supply Efficiency at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 14. Typical Total Power Dissipation vs. I_{ISO} with Data Channels Idle




Figure 15. Typical Isolated Output Supply Current, I_{ISO} , as a Function of External Load, No Dynamic Current Draw at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 16. Typical Short-Circuit Input Current and Power vs. V_{DD1} Supply Voltage




Figure 17. Typical $V_{\rm ISO}$ Transient Load Response, 5 V Output, 10% to 90% Load Step




Figure 18. Typical Transient Load Response, 3 V Output, 10% to 90% Load Step




Figure 19. Typical V_{ISO} = 5 V Output Voltage Ripple at 90% Load




Figure 20. Typical $V_{ISO} = 3.3 \text{ V}$ Output Voltage Ripple at 90% Load




Figure 21. Typical I_{CHn} Supply Current per Forward Data Channel (15 pF Output Load)




Figure 22. Typical I_{CHn} Supply Current per Reverse Data Channel (15 pF Output Load)




Figure 23. Typical I_{ISO (D)} Dynamic Supply Current per Input




Figure 24. Typical I_{ISO(D)} Dynamic Supply Current per Output (15 pF Output Load)

TERMINOLOGY

$I_{DD1(Q)}$

 $I_{\mathrm{DDI(Q)}}$ is the minimum operating current drawn at the V_{DDI} pin when there is no external load at V_{ISO} and the I/O pins are operating below 2 Mbps, requiring no additional dynamic supply current. $I_{\mathrm{DDI(Q)}}$ reflects the minimum current operating condition.

$I_{DD1 (D)}$

 $I_{\mathrm{DDI}\;(D)}$ is the typical input supply current with all channels simultaneously driven at a maximum data rate of 25 Mbps with full capacitive load representing the maximum dynamic load conditions. Resistive loads on the outputs should be treated separately from the dynamic load.

IDD1 (MAX)

 $I_{\text{DD1\,(MAX)}}$ is the input current under full dynamic and V_{ISO} load conditions.

t_{PHL} Propagation Delay

 t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal.

tplh Propagation Delay

 t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{Ox} signal.

t_{PSK} Propagation Delay Skew

 t_{PSK} is the magnitude of the worst-case difference in t_{PHL} and/or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

tpskcd/tpskod Channel-to-Channel Matching

Channel-to-channel matching is the absolute value of the difference in propagation delays between the two channels when operated with identical loads.

Minimum Pulse Width

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

Maximum Data Rate

The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

APPLICATIONS INFORMATION

THEORY OF OPERATION

The dc-to-dc converter section of the ADuM640x works on principles that are common to most modern power supplies. It is a secondary side controller architecture with isolated pulsewidth modulation (PWM) feedback. $V_{\rm DD1}$ power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to either 3.3 V or 5 V. The secondary ($V_{\rm ISO}$) side controller regulates the output by creating a PWM control signal that is sent to the primary ($V_{\rm DD1}$) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

The ADuM640x implement undervoltage lockout (UVLO) with hysteresis on the $V_{\rm DD1}$ power input. This feature ensures that the converter does not go into oscillation due to noisy input power or slow power-on ramp rates.

A minimum load current of 10 mA is recommended to ensure optimum load regulation. Smaller loads can generate excess noise on chip due to short or erratic PWM pulses. Excess noise generated this way can cause data corruption, in some circumstances.

PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM640x digital isolators with 0.5 W *iso*Power integrated dc-to-dc converters require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 25). Note that a low ESR bypass capacitor is required between Pin 1 and Pin 2, as close to the chip pads as possible.

The power supply section of the ADuM640x uses a 180 MHz oscillator frequency to efficiently pass power through its chip scale transformers. In addition, normal operation of the data section of the *i*Coupler introduces switching transients on the power supply pins. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value capacitor. These are most conveniently connected between Pin 1 and Pin 2 for $V_{\rm DD1}$ and between Pin 15 and Pin 16 for $V_{\rm ISO}$. To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 μF and 10 μF for $V_{\rm DD1}$. The smaller capacitor must have a low ESR; for example, use of a ceramic capacitor is advised.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm. Installing the bypass capacitor with traces more than 2 mm in length may result in data corruption. A bypass between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless both common ground pins are connected together close to the package.




Figure 25. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 19, thereby leading to latch-up and/or permanent damage.


The ADuM640x are power devices that dissipate about 1 W of power when fully loaded and running at maximum speed. Because it is not possible to apply a heat sink to an isolation device, the devices primarily depend on heat dissipation into the PCB through the GND pins. If the devices are used at high ambient temperatures, provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 25 shows enlarged pads for Pin 8 and Pin 9. Large diameter vias should be implemented from the pad to the ground, and power planes should be used to reduce inductance. Multiple vias in the thermal pads can significantly reduce temperatures inside the chip. The dimensions of the expanded pads are left to the discretion of the designer and the available board space.

THERMAL ANALYSIS

The ADuM640x parts consist of four internal die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the die is treated as a thermal unit, with the highest junction temperature reflected in the θ_{JA} from Table 14. The value of θ_{JA} is based on measurements taken with the parts mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM640x devices operate at full load across the full temperature range without derating the output current. However, following the recommendations in the Printed Circuit Board (PCB) Layout section decreases thermal resistance to the PCB, allowing increased thermal margins in high ambient temperatures.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (see Figure 26). The propagation delay to a logic low output may differ from the propagation delay to a logic high.



Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM640x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM640x components operating under the same conditions.

EMI CONSIDERATIONS

The dc-to-dc converter section of the ADuM640x components must, of necessity, operate at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in layout of the PCB. See www.analog.com for the most current PCB layout recommendations specifically for the ADuM640x.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1 μs , periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5 μs , the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default high state by the watchdog timer circuit. This situation should only occur in the ADuM640x devices during power-up and power-down operations.

The limitation on the ADuM640x magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3.3 V operating condition of the ADuM640x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude of >1.0 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum \pi r_n^2; n = 1, 2, ..., N$$

where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM640x, and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 27.




Figure 27. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM640x transformers. Figure 28 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 28, the ADuM640x are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current placed 5 mm away from the ADuM640x is required to affect component operation.




Figure 28. Maximum Allowable Current for Various Current-to-ADuM640x Spacings

Note that, in combinations of strong magnetic field and high frequency, any loops formed by PCB traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The $V_{\rm DD1}$ power supply input provides power to the *i*Coupler data channels, as well as to the power converter. For this reason, the quiescent currents drawn by the data converter and the primary and secondary I/O channels cannot be determined separately. All of these quiescent power demands have been combined into the $I_{\rm DD1\,(Q)}$ current, as shown in Figure 29. The total $I_{\rm DD1\,supply}$ current is equal to the sum of the quiescent operating current; the dynamic current, $I_{\rm DD1\,(D)}$, demanded by the I/O channels; and any external $I_{\rm ISO}$ load.




Figure 29. Power Consumption Within the ADuM640x

Dynamic I/O current is consumed only when operating a channel at speeds higher than the refresh rate of f_r . The dynamic current of each channel is determined by its data rate. Figure 21 shows the current for a channel in the forward direction, meaning that the input is on the $V_{\rm DD1}$ side of the part. Figure 22 shows the current for a channel in the reverse direction, meaning that the input is on the $V_{\rm ISO}$ side of the part. Both figures assume a typical 15 pF load.

The following relationship allows the total $I_{\rm DD1}$ current to be calculated:

$$I_{DD1} = (I_{ISO} \times V_{ISO})/(E \times V_{DD1}) + \sum I_{CHn}; n = 1 \text{ to } 4$$
 (1)

where:

 I_{DD1} is the total supply input current.

 I_{CHn} is the current drawn by a single channel determined from Figure 21 or Figure 22, depending on channel direction. I_{ISO} is the current drawn by the secondary side external load. E is the power supply efficiency at 100 mA load from Figure 13 at the V_{ISO} and V_{DD1} condition of interest.

The maximum external load can be calculated by subtracting the dynamic output load from the maximum allowable load.

$$I_{ISO(LOAD)} = I_{ISO(MAX)} - \sum I_{ISO(D)n}; n = 1 \text{ to } 4$$
 (2)

where

 $I_{\rm ISO\,(LOAD)}$ is the current available to supply an external secondary side load.

 $I_{ISO\,(MAX)}$ is the maximum external secondary side load current available at V_{ISO} .

 $I_{ISO (D)n}$ is the dynamic load current drawn from V_{ISO} by an input or output channel, as shown in Figure 23 and Figure 24.

The preceding analysis assumes a 15 pF capacitive load on each data output. If the capacitive load is larger than 15 pF, the additional current must be included in the analysis of $I_{\rm DD1}$ and $I_{\rm ISO\,(LOAD)}$.

POWER CONSIDERATIONS

The ADuM640x power input, data input channels on the primary side, and data channels on the secondary side are all protected from premature operation by UVLO circuitry. Below the minimum operating voltage, the power converter holds its oscillator inactive and all input channel drivers and refresh circuits are idle. Outputs remain in a high impedance state to prevent transmission of undefined states during power-up and power-down operations.

During application of power to $V_{\rm DDI}$, the primary side circuitry is held idle until the UVLO preset voltage is reached. At that time, the data channels initialize to their default low output state until they receive data pulses from the secondary side.

When the primary side is above the UVLO threshold, the data input channels sample their inputs and begin sending encoded pulses to the inactive secondary output channels. The outputs on the primary side remain in their default low state because no data comes from the secondary side inputs until secondary power is established. The primary side oscillator also begins to operate, transferring power to the secondary power circuits. The secondary V_{ISO} voltage is below its UVLO limit at this point; the regulation control signal from the secondary is not being generated. The primary side power oscillator is allowed to free run in this circumstance, supplying the maximum amount of power to the secondary, until the secondary voltage rises to its regulation setpoint. This creates a large inrush current transient at $V_{\rm DD1}$. When the regulation point is reached, the regulation control circuit produces the regulation control signal that modulates the oscillator on the primary side. The V_{DD1} current is reduced and is then proportional to the load current. The inrush current is less than the short-circuit current shown in Figure 16. The duration of the inrush depends on the V_{ISO} loading conditions and the current available at the $V_{\rm DD1}$ pin.

As the secondary side converter begins to accept power from the primary, the V_{ISO} voltage starts to rise. When the secondary side UVLO is reached, the secondary side outputs are initialized to their default low state until data is received from the corresponding primary side input. It can take up to 1 µs after the secondary side is initialized for the state of the output to correlate with the primary side input.

Secondary side inputs sample their state and transmit it to the primary side. Outputs are valid about 1 µs after the secondary side becomes active.

Because the rate of charge of the secondary side power supply is dependent on loading conditions, the input voltage, and the output voltage level selected, take care with the design to allow the converter sufficient time to stabilize before valid data is required.

When power is removed from V_{DD1}, the primary side converter and coupler shut down when the UVLO level is reached. The secondary side stops receiving power and starts to discharge. The outputs on the secondary side hold the last state that they received from the primary side. Either the UVLO level is reached and the outputs are placed in their high impedance state, or the outputs detect a lack of activity from the primary side inputs and the outputs are set to their default low value before the secondary power reaches UVLO.

INSULATION LIFETIME


All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM640x.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 20 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

The insulation lifetime of the ADuM640x depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 30, Figure 31, and Figure 32 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 20 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 31 or Figure 32 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 20.




NOTES

1. THE VOLTAGE IS SHOWN AS SINUSOIDAL FOR ILLUSTRATION PURPOSES ONLY. IT IS MEANT TO REPRESENT ANY VOLTAGE WAVEFORM VARYING BETWEEN 0 AND SOME LIMITING VALUE. THE LIMITING VALUE CAN BE POSITIVE OR NEGATIVE, BUT THE VOLTAGE CANNOT CROSS 0V.

Figure 32. Unipolar AC Waveform

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 33. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model | Number of Inputs, V _{DD1} Side | Number of Inputs, V _{ISO} Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum Pulse Width Distortion (ns) | Temperature Range (°C) | Package Description | Package Option | |
|-----------------------------|---|---|--------------------------------|---|-------------------------------------|---------------------------|------------------------|-------------------|--|
| ADuM6400ARWZ ^{1,2} | 4 | 0 | 1 | 100 | 40 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6400CRWZ ^{1,2} | 4 | 0 | 25 | 60 | 6 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6401ARWZ ^{1,2} | 3 | 1 | 1 | 100 | 40 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6401CRWZ ^{1,2} | 3 | 1 | 25 | 60 | 6 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6402ARWZ ^{1,2} | 2 | 2 | 1 | 100 | 40 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6402CRWZ ^{1,2} | 2 | 2 | 25 | 60 | 6 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6403ARWZ ^{1,2} | 1 | 3 | 1 | 100 | 40 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6403CRWZ ^{1,2} | 1 | 3 | 25 | 60 | 6 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6404ARWZ ^{1,2} | 0 | 4 | 1 | 100 | 40 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |
| ADuM6404CRWZ ^{1,2} | 0 | 4 | 25 | 60 | 6 | -40 to +105 | 16-Lead SOIC_W | RW-16 | |

¹ Tape and reel are available. The addition of an RL suffix designates a 13-inch (1,000 units) tape and reel option.

² Z = RoHS Compliant Part.

NOTES



www.analog.com