

Precision Low-Input Current Operational Amplifier (Internally Compensated)

OP12

1.0 SCOPE

This specification documents the detailed requirements for Analog Devices space qualified die including die qualification as described for Class K in MIL-PRF-38534, Appendix C, Table C-II except as modified herein.

The manufacturing flow described in the STANDARD DIE PRODUCTS PROGRAM brochure at http://www.analog.com/marketSolutions/militaryAerospace/pdf/Die_Broc.pdf is to be considered a part of this specification.

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/OP12

2.0 Part Number. The complete part number(s) of this specification follow:

<u>Part Number</u> <u>Description</u>


OP12-000C Precision Low-Input Current Operational Amplifier (Internally Compensated)

3.0 Die Information

3.1 Die Dimensions

Die Size	Die Thickness	Bond Pad Metalization
43 mil x 59 mil	19 mil ± 2 mil	Al/Cu

3.2 Die Picture



1 NC
2 -IN
3 +IN
4 V5 NC
6 OUT
7 V+
8 NC

ASD0012719 Rev. H

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2009 Analog Devices, Inc. All rights reserved.

OP12

3.3 Absolute Maximum Ratings 1/

Supply Voltage	±20V
Differential Input Current 2/	±10mA
Input Voltage 3/	±15V
Output Short Circuit Duration	Indefinite
Storage Temperature	65°C to $+150$ °C
Operating Temperature Range	55°C to +125°C
Junction Temperature (T ₁)	+150°C

Absolute Maximum Rating Notes:

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is provided.
- 3/ For supply voltages less than -15V, the absolute maximum input voltage is equal to the supply voltage.

4.0 Die Qualification

In accordance with class-K version of MIL-PRF-38534, Appendix C, Table C-II, except as modified herein.

- (a) Qual Sample Size and Qual Acceptance Criteria 10/0
- (b) Qual Sample Package DIP
- (c) Pre-screen electrical test over temperature performed post-assembly prior to die qualification.

Table I - Dice Electrical Characteristics							
Parameter	Symbol	Conditions 1/		Limit Min	Limit Max	Units	
Input Offset Voltage	V_{OS}				0.15	mV	
Input Offset Current	I_{OS}				0.2	nA	
Input Bias Current	I_{B}		_		±2	nA	
Input Voltage Range	IVR					V	
Common-Mode Rejection	CMR	V	$_{CM} = IVR$	104		dB	
Power Supply Rejection	PSRR	$V_S = \pm 5V \text{ to} \pm 15V$			7	μV/V	
Output Voltage Swing	V_{0}	$R_{L} = 10k\Omega$ $R_{L} = 5k\Omega$		±13		V	
Output Voltage Swing	v _o			±10		`	
Lanca Signal Waltage Cain	Α.	V 110V	$R_L = 10k\Omega$	80		V/maV/	
Large-Signal Voltage Gain	A_{VO}	$V_O = \pm 10V$	$R_L = 2k\Omega$	50		V/mV	
Supply Current	I_{SY}	No Load $V_S = \pm 5V, \pm 15V$			0.6	mA	

Table I Notes:

 $1/V_S = \pm 15V$, $R_S = 50\Omega$, and $T_A = 25$ °C, unless otherwise specified.

Table II -Electrical Characteristics for Qual Samples								
Parameter	Symbol	Conditions <u>1/</u>		Sub- groups	Limit Min	Limit Max	Units	
Input Offset Voltage	Vos			1		0.15	mV	
input Offset Voltage	▼ OS			2, 3		0.35	111 V	
Input Offset Current	I_{OS}			1		0.2	nA	
input Offset Current	108			2, 3		0.4	шл	
Input Bias Current	${ m I_B}$			1		±2	nA	
input Bias Current	18			2, 3		±3		
Input Voltage Range	IVR			1, 2, 3	±13		V	
Common-Mode Rejection	CMR	$V_{CM} = IVR$		1	104		dB	
Common-wode Rejection				2, 3	100			
Power Supply Rejection	PSRR	$V_S = \pm 5V$ to $\pm 15V$		1		7	μV/V	
Tower Supply Rejection				2, 3		10		
Output Voltage Swing	V_{o}	$R_L = 10k\Omega$		4, 5, 6	±13		V	
Output Voltage Swing	v 0	$R_L =$	5kΩ	4, 5, 6	±10		'	
			$R_L = 10k\Omega$	4	80			
Large-Signal Voltage Gain	$A_{ m VO}$	V _O = ±10V	$R_L=2k\Omega$	4	50		V/mV	
			$R_L = 5k\Omega$	5, 6	40			
Supply Current	I_{SY}	I _{SY} No Load	$V_S = \pm 5V$, $\pm 15V$	1		0.6	mA	
			$V_S = \pm 15V$	2, 3		0.6		

Table II Notes:

 $\underline{1/}\,V_S=\pm 15V$ and $RS=50\Omega$, unless otherwise specified.

ASD0012719 Rev. H | Page 3 of 5

Table III - Life Test Endpoint and Delta Parameter (Product is tested in accordance with Table II with the following exceptions)								
Test Title	Symbol	Sub- groups	Post Burn In Limit		Post Life Test Limit		Life	T I:4.
			Min	Max	Min	Max	Test Delta	Units
Input Offset Voltage	V_{OS}	1		0.225		0.3	±0.075	mV
input Offset voltage		2, 3				0.5		111 V
Input Offset Current	I_{OS}	1		0.25		0.3		nA
		2, 3				0.5		1174
Input Bias Current	±I _B	1		±2.5		±3	±0.5	nA
		2, 3				±4		117.1

5.0 Life Test/Burn-In Information

- **5.1** HTRB is not applicable for this drawing.
- **5.2** Burn-in is per MIL-STD-883 Method 1015 test condition B or C.
- **5.3** Steady state life test is per MIL-STD-883 Method 1005.

Rev	Description of Change	Date
Α	Initiate	8-OCT-01
В	Change package from Sidebrazed DIP to DIP Change from ±20V supply voltage to ±15V Supply voltage for Vos, Ios, and IB on Table I and II. Change IOS from .4 to .5 nA at temp on table III	19-Dec-01
C	Update web address	Aug. 5, 2003
D	Update 1.0 Scope description.	16 Jul. 2007
E	Update header/footer & add to 1.0 Scope description.	14 Feb. 2008
F	Adjust header/footer and remove part description on pgs.2-5 header	28 Feb. 2008
G	Add Junction Temperature (T _J)150°C to 3.3 Absolute Max. Ratings	March 28, 2008
Н	Updated Section 4.0c note to indicate pre-screen temp testing being performed.	5-JUN-2009

© 2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies.

Printed in the U.S.A. 06/09



www.analog.com