

Micropower, Rail-to-Rail Input and Output Operational Amplifiers

OP196/OP296/OP496

FEATURES

Rail-to-Rail Input and Output Swing Low Power: 60 μA/Amplifier Gain Bandwidth Product: 450 kHz Single-Supply Operation: 3 V to 12 V Low Offset Voltage: 300 μV max High Open-Loop Gain: 500 V/mV

Unity-Gain Stable No Phase Reversal

APPLICATIONS
Battery Monitoring
Sensor Conditioners
Portable Power Supply Control
Portable Instrumentation

GENERAL DESCRIPTION

The OP196 family of CBCMOS operational amplifiers features micropower operation and rail-to-rail input and output ranges.


The extremely low power requirements and guaranteed operation from 3 V to 12 V make these amplifiers perfectly suited to monitor battery usage and to control battery charging. Their dynamic performance, including $26 \text{ nV}/\sqrt{\text{Hz}}$ voltage noise density, recommends them for battery-powered audio applications. Capacitive loads to 200 pF are handled without oscillation.

The OP196/OP296/OP496 are specified over the HOT extended industrial (-40°C to +125°C) temperature range. 3 V operation is specified over the 0°C to 125°C temperature range.


The single OP196 and the dual OP296 are available in 8-lead SO-8 surface mount packages. The dual OP296 is available in 8-lead PDIP. The quad OP496 is available in 14-lead plastic DIP and narrow SO-14 surface-mount packages.

PIN CONFIGURATIONS


8-Lead Narrow-Body SO




8-Lead Narrow-Body SO




8-Lead TSSOP




8-Lead Plastic DIP




14-Lead Narrow-Body SO



14-Lead Plastic DIP



14-Lead TSSOP (RU Suffix)



OP196/OP296/OP496-SPECIFICATIONS

ELECTRICAL SPECIFICATIONS (@ $V_S = 5.0$ V, $V_{CM} = 2.5$ V, $T_A = 25$ °C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	OP196G, OP296G, OP496G		35	300	μV
-		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			650	μV
		OP296H, OP496H			800	μV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1.2	mV
Input Bias Current	I_{B}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		± 10	±50	nA
Input Offset Current	I_{OS}			± 1.5	± 8	nA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			± 20	nA
Input Voltage Range	V_{CM}		0		5.0	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \le V_{CM} \le 5.0 \text{ V},$				
,		$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$	65			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 100 \text{ k}\Omega,$				
	, 0	$0.30 \text{ V} \le \text{ V}_{\text{OUT}} \le 4.7 \text{ V},$				
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	150	200		V/mV
Long-Term Offset Voltage	V_{OS}	G Grade, Note 1			550	μV
	00	H Grade, Note 1			1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	G Grade, Note 2		1.5		μV/°C
S	00	H Grade, Note 2		2		μV/°C
OUTPUT CHARACTERISTICS		-				<u> </u>
Output Voltage Swing High	V_{OH}	$I_{L} = -100 \ \mu A$	4.85	4.92		V
Output voltage Swing High	v OH	$I_L = -100 \mu\text{A}$ $I_L = 1 \text{mA}$	4.30	4.56		V
		$I_L = 1 \text{ mA}$ $I_L = 2 \text{ mA}$	4.30	4.30		V
Output Voltage Swing Low	V_{OL}	$I_L = 2 \text{ mA}$ $I_L = -1 \text{ mA}$		36	70	mV
Output Voltage Swing Low	V OL	$I_L = -1 \text{ mA}$ $I_L = -1 \text{ mA}$		350	550	mV
		$I_L = -1 \text{ mA}$ $I_L = -2 \text{ mA}$		750	JJ0	mV
Output Current	I_{OUT}	1L2 mA		±4		mA
POWER SUPPLY	001					
Power Supply Rejection Ratio	PSRR	$\pm 2.5 \text{ V} \le \text{V}_{\text{S}} \le \pm 6 \text{ V},$				
Tower Supply Rejection Ratio	ISKK	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	85			dB
Supply Current per Amplifier	т	$V_{OUT} = 2.5 \text{ V}, R_L = \infty$	65		60	μA
Supply Current per Ampilier	I_{SY}			45	80	1 '
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		45	80	μΑ
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_{\rm L} = 100 \text{ k}\Omega$		0.3		V/µs
Gain Bandwidth Product	GBP			350		kHz
Phase Margin	Ø _m			47		Degrees
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		0.8		μV p-p
Voltage Noise Density	e _n P P	f = 1 kHz		26		nV/\sqrt{Hz}
Current Noise Density	i _n	f = 1 kHz		0.19		pA/\sqrt{Hz}
NOTES	-11					F-2 ,222

Specifications subject to change without notice.

REV. C -2-

 $^{^{1}}$ Long-term offset voltage is guaranteed by a 1,000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3. 2 Offset voltage drift is the average of the -40 °C to +25 °C delta and the +25 °C to +125 °C delta.

ELECTRICAL SPECIFICATIONS (@ $V_S = 3.0 \text{ V}, V_{CM} = 1.5 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	OP196G, OP296G, OP496G		35	300	μV
		$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$			650	μV
		OP296H, OP496H			800	μV
		$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$			1.2	mV
Input Bias Current	I_{B}			± 10	± 50	nA
Input Offset Current	Ios			± 1	± 8	nA
Input Voltage Range	V_{CM}		0		3.0	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \le V_{CM} \le 3.0 \text{ V},$				
		$0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}\text{C}$	60			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 100 \text{ k}\Omega$	80	200		V/mV
Long-Term Offset Voltage	Vos	G Grade, Note 1			550	μV
		H Grade, Note 1			1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	G Grade, Note 2		1.5		μV/°C
		H Grade, Note 2		2		μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V_{OH}	$I_{L} = 100 \mu A$	2.85			V
Output Voltage Swing Low	V _{OL}	$I_L = -100 \mu\text{A}$			70	mV
POWER SUPPLY						
Supply Current per Amplifier	I_{SY}	$V_{OUT} = 1.5 \text{ V}, R_L = \infty$		40	60	μA
		$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$			80	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100 \text{ k}\Omega$		0.25		V/µs
Gain Bandwidth Product	GBP	_		350		kHz
Phase Margin	Ø _m			45		Degrees
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		0.8		μV p-p
Voltage Noise Density	e _n	f = 1 kHz		26		nV/√ Hz
Current Noise Density	in	f = 1 kHz		0.19		pA/√ Hz
NOTES						

NOTES

REV. C -3-

¹Long-term offset voltage is guaranteed by a 1,000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3. ²Offset voltage drift is the average of the 0°C to 25°C delta and the 25°C to 125°C delta.

Specifications subject to change without notice.

OP196/OP296/OP496 **ELECTRICAL SPECIFICATIONS** (@ $V_S = 12.0 \text{ V}, V_{CM} = 6 \text{ V}, T_A = 25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	OP196G, OP296G, OP496G		35	300	μV
		$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$			650	μV
		OP296H, OP496H			800	μV
		$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$			1.2	mV
Input Bias Current	I_{B}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		± 10	± 50	nA
Input Offset Current	I _{OS}			± 1	± 8	nA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			±15	nA
Input Voltage Range	V_{CM}		0		12	V
Common-Mode Rejection Ratio	CMRR	$0 V \le V_{CM} \le 12 V,$				
		$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$	65			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 100 \text{ k}\Omega$	300	1000		V/mV
Long-Term Offset Voltage	Vos	G Grade, Note 1			550	μV
		H Grade, Note 1			1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	G Grade, Note 2		1.5		μV/°C
		H Grade, Note 2		2		μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V _{OH}	$I_{L} = 100 \mu A$	11.85			V
		$I_L = 1 \text{ mA}$	11.30			V
Output Voltage Swing Low	V_{OL}	$I_L = -1 \text{ mA}$			70	mV
		$I_L = -1 \text{ mA}$			550	mV
Output Current	I_{OUT}			± 4		mA
POWER SUPPLY						
Supply Current per Amplifier	I_{SY}	$V_{OUT} = 6 \text{ V}, R_{L} = \infty$			60	μA
Tr J	31	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			80	μA
Supply Voltage Range	V_{S}	**	3		12	v
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 100 \text{ k}\Omega$		0.3		V/µs
Gain Bandwidth Product	GBP	L		450		kHz
Phase Margin	ø _m			50		Degrees
NOISE PERFORMANCE	111					
Voltage Noise	4 n n	0.1 Hz to 10 Hz		0.8		μV p-p
Voltage Noise Density	e _n p-p	f = 1 kHz		26		nV/\sqrt{Hz}
Current Noise Density	$\mathbf{e}_{\mathbf{n}}$ $\mathbf{i}_{\mathbf{n}}$	f = 1 kHz		0.19		pA/\sqrt{Hz}
NOTES	ın ın	1 – 1 1112		0.17		Pri/ VIIIZ

-4-REV. C

 $^{^{1}}$ Long-term offset voltage is guaranteed by a 1,000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3. 2 Offset voltage drift is the average of the -40°C to +25°C delta and the +25°C to +125°C delta.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Input Voltage ²
Differential Input Voltage ²
Output Short Circuit Duration Indefinit
Storage Temperature Range
P, S, RU Package65°C to +150°C
Operating Temperature Range
OP196G, OP296G, OP496G, H40°C to +125°C
Junction Temperature Range
P, S, RU Package65°C to +150°C
Lead Temperature Range (Soldering, 60 sec) 300°C

Package Type	$\theta_{\mathrm{JA}}{}^{\mathrm{3}}$	$\theta_{ m JC}$	Unit
8-Lead Plastic DIP	103	43	°C/W
8-Lead SOIC	158	43	°C/W
8-Lead TSSOP	240	43	°C/W
14-Lead Plastic DIP	83	39	°C/W
14-Lead SOIC	120	36	°C/W
14-Lead TSSOP	180	35	°C/W

NOTES

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option
OP196GS	−40°C to +125°C	8-Lead SOIC	SO-8
OP296GP*	-40°C to +125°C	8-Lead Plastic DIP	N-8
OP296GS	-40°C to +125°C	8-Lead SOIC	SO-8
OP296HRU	-40°C to +125°C	8-Lead TSSOP	RU-8
OP496GP*	-40°C to +125°C	14-Lead Plastic DIP	N-14
OP496GS	-40°C to +125°C	14-Lead SOIC	SO-14
OP496HRU	-40°C to +125°C	14-Lead TSSOP	RU-14

^{*}Not for new design, obsolete April 2002.

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP196/OP296/OP496 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. C –5–

¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.


 $^{^2}$ For supply voltages less than 15 V, the absolute maximum input voltage is equal to the supply voltage.

 $^{^3\}theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP package; θ_{JA} is specified for device soldered in circuit board for SOIC and TSSOP packages.


OP196/OP296/OP496—Typical Performance Characteristics




TPC 1. Input Offset Voltage Distribution




TPC 4. Input Offset Voltage Distribution (TCV_{OS})




TPC 2. Input Offset Voltage Distribution



TPC 5. Input Offset Voltage Distribution (TCV_{OS})




TPC 3. Input Offset Voltage Distribution




TPC 6. Input Offset Voltage vs. Temperature


-6- REV. C




TPC 7. Input Bias Current vs. Temperature




TPC 10. Output Voltage to Supply Rail vs. Load Current




TPC 8. Input Bias Current vs. Supply Voltage



TPC 11. Output Voltage to Supply Rail vs. Load Current




TPC 9. Input Bias Current vs. Common-Mode Voltage




TPC 12. Output Voltage to Supply Rail vs. Load Current


REV. C -7-




TPC 13. Output Voltage Swing vs. Temperature




TPC 16. Open-Loop Gain and Phase vs. Frequency (No Load)




TPC 14. Output Voltage Swing vs. Temperature



TPC 17. Open-Loop Gain and Phase vs. Frequency (No Load)




TPC 15. Open-Loop Gain and Phase vs. Frequency (No Load)




TPC 18. Open-Loop Gain vs. Temperature


-8- REV. C




TPC 19. Open-Loop Gain vs. Resistive Load




TPC 20. Closed-Loop Gain vs. Frequency




TPC 21. Output Impedance vs. Frequency



TPC 22. CMRR vs. Frequency




TPC 23. PSRR vs. Frequency




TPC 24. Maximum Output Swing vs. Frequency


REV. C –9–




TPC 25. Supply Current/Amplifier vs. Temperature




TPC 28. Input Bias Current Noise Density vs. Frequency




TPC 26. Supply Current/Amplifier vs. Supply Voltage



TPC 29. Settling Time to 0.1% vs. Step Size




TPC 27. Voltage Noise Density vs. Frequency




TPC 30. 0.1 Hz to 10 Hz Noise


-10- REV. C




TPC 31. Small Signal Transient Response




TPC 33. Large Signal Transient Response




TPC 32. Small Signal Transient Response



TPC 34. Large Signal Transient Response



TPC 35. 1/f Noise Corner, $V_S = \pm 5 V$, $A_V = 1,000$



TPC 36. Simplified Schematic

APPLICATIONS INFORMATION

Functional Description

The OP196 family of operational amplifiers is comprised of single-supply, micropower, rail-to-rail input and output amplifiers. Input offset voltage (V_{OS}) is only 300 μV maximum, while the output will deliver ± 5 mA to a load. Supply current is only 50 μA , while bandwidth is over 450 kHz and slew rate is 0.3 $V/\mu s$. TPC 36 is a simplified schematic of the OP196—it displays the novel circuit design techniques used to achieve this performance.

Input Overvoltage Protection

The OPx96 family of op amps uses a composite PNP/NPN input stage. Transistor Q1 in Figure 36 has a collector-base voltage of 0 V if +IN = $V_{\rm EE}$. If +IN then exceeds $V_{\rm EE}$, the junction will be forward biased and large diode currents will flow, which may damage the device. The same situation applies to +IN on the base of transistor Q5 being driven above $V_{\rm CC}$. Therefore, the inverting and noninverting inputs must not be driven above or below either supply rail unless the input current is limited.

Figure 1 shows the input characteristics for the OPx96 family. This photograph was generated with the power supply pins connected to ground and a curve tracer's collector output drive connected to the input. As shown in the figure, when the input voltage exceeds either supply by more than 0.6 V, internal pn-junctions energize and permit current flow from the inputs to the supplies. If the current is not limited, the amplifier may be damaged. To prevent damage, the input current should be limited to no more than 5 mA.




Figure 1. Input Overvoltage I-V Characteristics of the OPx96 Family

Output Phase Reversal

Some other operational amplifiers designed for single-supply operation exhibit an output voltage phase reversal when their inputs are driven beyond their useful common-mode range. Typically for single-supply bipolar op amps, the negative supply determines the lower limit of their common-mode range. With these common-mode limited devices, external clamping diodes are required to prevent input signal excursions from exceeding the device's negative supply rail (i.e., GND) and triggering output phase reversal.

The OPx96 family of op amps is free from output phase reversal effects due to its novel input structure. Figure 2 illustrates the performance of the OPx96 op amps when the input is driven beyond the supply rails. As previously mentioned, amplifier input current must be limited if the inputs are driven beyond

the supply rails. In the circuit of Figure 2, the source amplitude is ± 15 V, while the supply voltage is only ± 5 V. In this case, a 2 k Ω source resistor limits the input current to 5 mA.




Figure 2. Output Voltage Phase Reversal Behavior

Input Offset Voltage Nulling

The OP196 provides two offset adjust terminals that can be used to null the amplifier's internal V_{OS} . In general, operational amplifier terminals should never be used to adjust system offset voltages. A 100 k Ω potentiometer, connected as shown in Figure 3, is recommended to null the OP196's offset voltage. Offset nulling does not adversely affect TCV_{OS} performance, providing that the trimming potentiometer temperature coefficient does not exceed $\pm\,100$ ppm/°C.




Figure 3. Offset Nulling Circuit

Driving Capacitive Loads

OP196 family amplifiers are unconditionally stable with capacitive loads less than 170 pF. When driving large capacitive loads in unity-gain configurations, an in-the-loop compensation technique is recommended, as illustrated in Figure 4.




Figure 4. In-the-Loop Compensation Technique for Driving Capacitive Loads

–12– REV. C

A Micropower False-Ground Generator

Some single supply circuits work best when inputs are biased above ground, typically at 1/2 of the supply voltage. In these cases, a false-ground can be created by using a voltage divider buffered by an amplifier. One such circuit is shown in Figure 5.

This circuit will generate a false-ground reference at 1/2 of the supply voltage, while drawing only about 55 μA from a 5 V supply. The circuit includes compensation to allow for a 1 μF bypass capacitor at the false-ground output. The benefit of a large capacitor is that not only does the false-ground present a very low dc resistance to the load, but its ac impedance is low as well.




Figure 5. A Micropower False-Ground Generator

Single-Supply Half-Wave and Full-Wave Rectifiers

An OP296, configured as a voltage follower operating from a single supply, can be used as a simple half-wave rectifier in low frequency (<400 Hz) applications. A full-wave rectifier can be configured with a pair of OP296s as illustrated in Figure 6.




Figure 6. Single-Supply Half-Wave and Full-Wave Rectifiers Using an OP296

The circuit works as follows: When the input signal is above 0 V, the output of amplifier A1 follows the input signal. Since the noninverting input of amplifier A2 is connected to A1's output, op amp loop control forces A2's inverting input to the same potential. The result is that both terminals of R1 are at the

same potential and no current flows in R1. Since there is no current flow in R1, the same condition must exist in R2; thus, the output of the circuit tracks the input signal. When the input signal is below 0 V, the output voltage of A1 is forced to 0 V. This condition now forces A2 to operate as an inverting voltage follower because the noninverting terminal of A2 is also at 0 V. The output voltage of $V_{\rm OUT}A$ is then a full-wave rectified version of the input signal. A resistor in series with A1's noninverting input protects the ESD diodes when the input signal goes below ground.

Square Wave Oscillator

The oscillator circuit in Figure 7 demonstrates how a rail-to-rail output swing can reduce the effects of power supply variations on the oscillator's frequency. This feature is especially valuable in battery powered applications, where voltage regulation may not be available. The output frequency remains stable as the supply voltage changes because the RC charging current, which is derived from the rail-to-rail output, is proportional to the supply voltage. Since the Schmitt trigger threshold level is also proportional to supply voltage, the frequency remains relatively independent of supply voltage. For a supply voltage change from 9 V to 5 V, the output frequency only changes about 4 Hz. The slew rate of the amplifier limits the oscillation frequency to a maximum of about 200 Hz at a supply voltage of 5 V.




Figure 7. Square Wave Oscillator Has Stable Frequency Regardless of Supply Voltage Changes

A 3 V Low Dropout, Linear Voltage Regulator

Figure 8 shows a simple 3 V voltage regulator design. The regulator can deliver 50 mA load current while allowing a 0.2 V dropout voltage. The OP296's rail-to-rail output swing easily drives the MJE350 pass transistor without requiring special drive circuitry. With no load, its output can swing to less than the pass transistor's base-emitter voltage, turning the device nearly off. At full load, and at low emitter-collector voltages, the transistor beta tends to decrease. The additional base current is easily handled by the OP296 output.

The AD589 provides a 1.235 V reference voltage for the regulator. The OP296, operating with a noninverting gain of 2.43, drives the base of the MJE350 to produce an output voltage of 3.0 V. Since the MJE350 operates in an inverting (commonemitter) mode, the output feedback is applied to the OP296's noninverting input.

REV. C -13-




Figure 8. 3 V Low Dropout Voltage Regulator

Figure 9 shows the regulator's recovery characteristics when its output underwent a 20 mA to 50 mA step current change.




Figure 9. Output Step Load Current Recovery

Buffering a DAC Output

Multichannel TrimDACs® such as the AD8801/AD8803, are widely used for digital nulling and similar applications. These DACs have rail-to-rail output swings, with a nominal output resistance of 5 k Ω . If a lower output impedance is required, an OP296 amplifier can be added. Two examples are shown in Figure 10. One amplifier of an OP296 is used as a simple buffer to reduce the output resistance of DAC A. The OP296 provides rail-to-rail output drive while operating down to a 3 V supply and requiring only 50 μ A of supply current.




Figure 10. Buffering a TrimDAC OutputTPC

The next two DACs, B and C, sum their outputs into the other OP296 amplifier. In this circuit DAC C provides the coarse output voltage setting and DAC B is used for fine adjustment. The insertion of R1 in series with DAC B attenuates its contribution to the voltage sum node at the DAC C output.

A High-Side Current Monitor

In the design of power supply control circuits, a great deal of design effort is focused on ensuring a pass transistor's long-term reliability over a wide range of load current conditions. As a result, monitoring and limiting device power dissipation is of prime importance in these designs. The circuit illustrated in Figure 11 is an example of a 5 V, single-supply high-side current monitor that can be incorporated into the design of a voltage regulator with fold-back current limiting or a high current power supply with crowbar protection. This design uses an OP296's rail-to-rail input voltage range to sense the voltage drop across a 0.1 Ω current shunt. A p-channel MOSFET is used as the feedback element in the circuit to convert the op amp's differential input voltage into a current. This current is then applied to R2 to generate a voltage that is a linear representation of the load current. The transfer equation for the current monitor is given by:

$$Monitor\ Output = R2 \times \left(\frac{R_{SENSE}}{R1}\right) \times I_L$$

For the element values shown, the Monitor Output's transfer characteristic is 2.5 V/A.




Figure 11. A High-Side Load Current Monitor

A Single-Supply RTD Amplifier

The circuit in Figure 12 uses three op amps on the OP496 to produce a bridge driver for an RTD amplifier while operating from a single 5 V supply. The circuit takes advantage of the OP496's wide output swing to generate a bridge excitation voltage of 3.9 V. An AD589 provides a 1.235 V reference for the bridge current. Op amp A1 drives the bridge to maintain 1.235 V across the parallel combination of the 6.19 $k\Omega$ and 2.55 $M\Omega$ resistors, which generates a 200 μA current source. This current divides evenly and flows through both halves of the bridge. Thus, 100 μA flows through the RTD to generate an output voltage which is proportional to its resistance. For improved accuracy, a 3-wire RTD is recommended to balance the line resistance in both 100 Ω legs of the bridge.

TrimDAC is a registered trademark of Analog Devices Inc.




Figure 12. A Single-Supply RTD Amplifier


Amplifiers A2 and A3 are configured in a two op amp instrumentation amplifier configuration. For ease of measurement, the IA resistors are chosen to produce a gain of 259, so that each 1°C increase in temperature results in a 10 mV increase in the output voltage. To reduce measurement noise, the bandwidth of the amplifier is limited. A 0.1 μF capacitor, connected in parallel with the 100 $k\Omega$ resistor on amplifier A3, creates a pole at 16 Hz.

OP496 SPICE Macro-model REV, C, 5/95 ARG / ADSC ** **GAIN STAGE **Refer to "README.DOC" file for License Statement. **Use of this model indicates your acceptance of the terms and provisions in the License Statement. **Use of this model indicates your acceptance of the terms and provisions in the License Statement. **DI 15 99 DIX **DI 15 DIX **COMMON-MODE STAGE** **COMMON-MODE STAGE																	
* Copyright 1995 by Analog Devices, Inc. * Refer to "README_DOC" file for License Statement. * Refer to "README_DOC" file for License Statement. * Use of this model indicates your acceptance of the terms and provisions in the License Statement. * Use of this model indicates your acceptance of the terms and provisions in the License Statement. * Node assignments * Node assignments * None assignmen		196 SPI	CE Ma	cro-mod	lel				CIN *	1	2	1P					
* Copyright 1995 by Analog Devices, Inc. * Refer to "README_DOC" file for License Statement. * Use of this model indicates your acceptance of the terms and provisions in the License Statement. * Node assignments * Node assignments * Nominverting input * COMMON-MODE STAGE * COMMON - MODEL DATE STAGE * COMMON - MODEL D	*								* GAI	N ST	AGE						
* Refer to "README_DOC." file for License Statement. * Refer to "README_DOC." file for License Statement. * terms and provisions in the License Statement. * Node assignments * Node assignments * Nominverting input * COMMON-MODE STAGE * COMMON-MODEL * COMMO	* Cor	vright 1	995 by	Analog	Devices	s, Inc.											
* terms and provisions in the License Statement. * terms and provisions in the License Statement. * Node assignments * Nominverting input * Nominverting input * * COMMON-MODE STAGE * * COMBON-MODE STAGE * C		, ,	3	J					EREF	98	0						
* terms and provisions in the License Statement. * Node assignments * Nominverting input * COMMON-MODE STAGE *	* Refe	er to "R	EADM	' file for	r Licenso	e State	ment.	G1	98	15	POLY	(2)	(6,5)	(13,12)	0 10U 10	U	
* Node assignments	* Use of this model indicates your acceptance of the												1MEC	ř			
* Noninverting input		ns and p	rovision	ns in the	Licens	e Statem	ient.										
** Noninverting input																	
* Noninverting input Noninverting input Positive supply Sequive supply Negative supply Negative supply Sequive supply supply S	* Noc	le assigr	nments							50	15	DX					
Negative supply SCONTION STAGE Negative supply SCONTION SCOTTION SCONTION SCONTION SCONTION SCOTTION SCONTION SCOTTION	*			Nonin								D D 0 0 0					
Negative supply Negative supply RIL 16 17 1MEG 17 1MEG 17 1MEG 18 17 1MEG 18 18 18 18 18 18 18 1	*				Invert				COL	имо	N-MC	DDE STA	AGE				
* SUBCKT OP496	*					Positiv				1.0	0.0	DOI W	(0)	(1.00)	(2.00)	0 0 5 0 7	_
** **SUBCKT OP496	*						Nega							(1,98)	(2,98)	0.5 0.5)
** **SUBCKT OP496** 1 2 99 50 49 **OUTPUT STAGE ** **INPUT STAGE ** ** ** ** ** ** ** ** **					- H	- -		Output -									
** **INPUT STAGE ** **INPUT STAGE ** ** ** **INPUT STAGE ** ** ** ** ** ** ** ** ** ** ** **										17	98	10					
* INPUT STAGE * ISY 99 50 20U EIN 35 50 POLY(1) (15,98) 1.42735 1 REF 21 50 1U QB1 21 21 99 99 QP 1 QB2 22 21 99 99 QP 1 QB3 4 21 99 99 QP 1.5 R6 99 38 45K QB4 22 22 50 50 QN 2 QB5 11 22 50 50 QN 2 QB6 31 22 50 50 QN 2 QB7 40 40 39 50 QN 1 QB7 40 40 39 50 QN 1 QB7 40 40 39 50 QN 1 QB7 40 40 39 50 QN 2 QB8 41 40 44 50 QN 1 QB7 40 40 40 39 50 QN 1 QB7 40 40 30 SO QN 1 QB7 40 40 40 39 50 QN 1 QB7 40 40 40 39 50 QN 3 QB7 50 QN 1 QB7 40 40 40 39 50 QN 3 QB7 50 QN 1 QB7 40 40 40 39 50 QN 3 QB7 50 QN 1 QB7 40 40 40 39 50 QN 3 QB7 50 QN 1 QB7 40 40 40 39 50 QN 3 QB7 50 QN 1 QB7 40 40 40 39 50 QN 3 QB7 50 QN 1 QB7 40 40 40 39 50 QN 3 QB7 50 QN 1 QB7 40 40 40 30 50 QN 3 Q		OTTE O	D406	ļ			 = 0			די זמי	CTA	OF.					
* INPUT STAGE * INPU	.SUB	CKTO	P496	1	2	99	50	49		IPUI	51A	JE					
INFUT STAGE ** EIN 35 50 POLY(1) (15,98) 1.42735 1										00	50	2011					
REF 21		UT ST	AGE										(1)	(15.08)	1 42735	1	
REF 21	*															1	
QB1 21 21 99 99 QP 1 Q27 40 37 38 99 QP 1 QB2 22 21 99 99 QP 1 R5 36 39 150K QB3 4 21 99 99 QP 1.5 R6 99 38 45K QB4 22 22 50 50 QN 2 Q26 39 42 50 50 QN 3 QB5 11 22 50 50 QN 3 QD5 40 40 39 50 QN 1 Q1 5 4 7 50 QN 2 Q28 41 40 44 50 QN 1 Q2 6 4 8 50 QN 1 R7 99 41 10.7K Q4 4 4 8 50 QN 1 R7 99 41 10.7K Q4 4 4 8 50 QN 1 1 R7 99 41 10.7K Q4 4 4 8 50 QN 1 1 R7 99 41 10.7K Q5 50 1 7 99 QP 2 QD6 43 43 42 50 QN 2 EOS 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 QN 1 Q7 99 1 9 50 QN 2 QD1 45 46 50 50 QN 1 Q7 99 1 9 50 QN 2 QD1 45 46 50 50 QN 1 Q9 12 11 9 99 QP 2 QD1 45 46 50 50 QN 1 Q9 12 11 9 99 QP 2 QD1 45 46 50 50 QN 1 Q1 11 11 10 99 QP 1 QD8 47 47 48 99 QP 1 Q1 11 11 10 99 QP 1 QD8 47 47 48 99 QP 1 Q1 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K R2 99 6 50K R3 99 51 2.9K R2 99 6 50K R3 99 51 2.9K R2 99 6 50K R3 99 51 2.9K R2 99 6 50K R3 99 99 QP NP(BF=80 VAF=60) C11 12 13 3.183P .MODEL QN NPN(BF=120VAF=100) C11 12 13 3.183P	IRFF	21	50	111										QIN OP			
QB2 22 21 99 99 QP 1 R5 36 39 150K QB3 4 21 99 99 QP 1.5 R6 99 38 45K QB4 22 22 50 50 QN 2 Q26 39 42 50 50 QN 3 QB5 11 22 50 50 QN 2 Q26 39 42 50 50 QN 1 Q1 5 4 7 50 QN 2 Q28 41 40 44 50 QN 1 Q2 6 4 8 50 QN 2 QL1 37 41 99 99 QP 1 Q3 4 4 7 50 QN 1 R7 99 41 10.7K 1 10.7K 1 14 99 43 2U 2 2 Q6 50 QN 2 QD7 42 42 50 <td< td=""><td></td><td></td><td></td><td></td><td>99</td><td>OP</td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>					99	OP	1										
QB3													22	QI	1		
QB4 22 22 50 50 QN 2 Q26 39 42 50 50 QN 3 QB5 11 22 50 50 QN 3 QD5 40 40 39 50 QN 1 Q1 5 4 7 50 QN 2 QL1 37 41 99 99 QP 1 Q3 4 4 7 50 QN 1 R7 99 41 10.7K Q4 4 4 8 50 QN 1 R7 99 41 10.7K Q4 4 4 8 50 QN 1 R7 99 41 10.7K Q6 50 3 8 99 QP 2 QD7 42 42 50 50 QN 2 EOS 3 2 POLY(1) (17,98) 35U	OB3																
QB5 11 22 50 50 QN 3 QD5 40 40 39 50 QN 1 Q1 5 4 7 50 QN 2 Q28 41 40 44 50 QN 1 Q2 6 4 8 50 QN 2 QL1 37 41 99 99 QP 1 Q3 4 4 7 50 QN 1 R7 99 41 10.7K Q4 4 4 8 50 QN 1 R7 99 41 10.7K Q5 50 1 7 99 QP 2 QD7 42 42 50 50 QN 2 Q6 50 3 8 99 QP 2 QD6 43 43 42 50 QN 2 Q6 50 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 <t></t>	OB4												50	ON	3		
Q1 5 4 7 50 QN 2 Q28 41 40 44 50 QN 1 Q2 6 4 8 50 QN 2 QL1 37 41 99 99 QP 1 Q3 4 4 7 50 QN 1 R7 99 41 10.7K 10 <td>OB5</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Q20 QD5</td> <td></td> <td></td> <td></td> <td></td> <td>ON</td> <td></td> <td></td> <td></td>	OB5								Q20 QD5					ON			
Q2 6 4 8 50 QN 2 QL1 37 41 99 99 QP 1 Q3 4 4 7 50 QN 1 R7 99 41 10.7K Q4 4 4 8 50 QN 1 I4 99 43 2U Q5 50 1 7 99 QP 2 QD7 42 42 50 50 QN 2 EOS 3 8 99 QP 2 QD6 43 43 42 50 QN 2 EOS 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 QN 1 Q7 99 1 9 50 QN 2 Q30 44 45 50 50 QN 1 Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1																	
Q6 50 3 8 99 QP 2 QD6 43 43 42 50 QN 2 EOS 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 QN 1 Q7 99 1 9 50 QN 2 Q30 44 45 50 50 QN 1.5 Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1.5 Q9 12 11 9 99 QP 2 QD10 45 46 50 50 QN 1 Q9 12 11 10 99 QP 2 Q31 46 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K 88 99 51 2.9	O2						2										
Q6 50 3 8 99 QP 2 QD6 43 43 42 50 QN 2 EOS 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 QN 1 Q7 99 1 9 50 QN 2 Q30 44 45 50 50 QN 1.5 Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1.5 Q9 12 11 9 99 QP 2 QD10 45 46 50 50 QN 1 Q9 12 11 10 99 QP 2 Q31 46 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K 88 99 51 2.9	O3	4												~-	•		
Q6 50 3 8 99 QP 2 QD6 43 43 42 50 QN 2 EOS 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 QN 1 Q7 99 1 9 50 QN 2 Q30 44 45 50 50 QN 1.5 Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1.5 Q9 12 11 9 99 QP 2 QD10 45 46 50 50 QN 1 Q9 12 11 10 99 QP 2 Q31 46 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K 88 99 51 2.9	04		4			ON											
Q6 50 3 8 99 QP 2 QD6 43 43 42 50 QN 2 EOS 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 QN 1 Q7 99 1 9 50 QN 2 Q30 44 45 50 50 QN 1.5 Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1.5 Q9 12 11 9 99 QP 2 QD10 45 46 50 50 QN 1 Q9 12 11 10 99 QP 2 Q31 46 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K 88 99 51 2.9	Q5	50	1		99		2						50	ON	2		
EOS 3 2 POLY(1) (17,98) 35U 1 Q29 47 43 44 50 QN 1 Q7 99 1 9 50 QN 2 Q30 44 45 50 50 QN 1.5 Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1 Q9 12 11 9 99 QP 2 R9 45 46 175 Q10 13 11 10 99 QP 2 Q31 46 47 48 99 QP 1 Q11 11 11 10 99 QP 1 QD8 47 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K R2 99 6 50K R2 99 6 50K R3 12 50 50K R4 13 50 50K Q32 49 48 99 99 QP 10 R4 13 50 50K Q33 49 44 50 50 QN 4 IOS 1 2 0.75N C10 5 6 3.183P C11 12 13 3.183P .MODEL QN NPN(BF=120VAF=100) .MODEL QP PNP(BF=80 VAF=60)	Q6	50	3	8	99		2										
Q7 99 1 9 50 QN 2 Q30 44 45 50 50 QN 1.5 Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1 Q9 12 11 9 99 QP 2 QB10 45 46 50 50 QN 1 Q10 13 11 10 99 QP 2 Q31 46 47 48 99 QP 1 Q11 11 11 99 99 QP 1 QD8 47 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K 15 99 46 1U	EOS	3	2	POLY	'(1)	(17,98)	3) 35U	1		47	43	44	50				
Q8 99 3 10 50 QN 2 QD10 45 46 50 50 QN 1 Q9 12 11 9 99 QP 2 R9 45 46 175 1 1 1 1 1 10 99 QP 2 Q31 46 47 48 99 QP 1 Q11 11 11 9 99 QP 1 QD8 47 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K R8 99 51 2.9K R2 99 6 50K IS Q32 49 48 99 99 QP 10 R4 13 50 50K Q33 49 44 50 50 QN 4 IOS 1 2 0.75N .MODEL	Q7	99	1			QΝ	2			44	45	50	50		1.5		
Q9 12 11 9 99 QP 2 R9 45 46 175 Q10 13 11 10 99 QP 2 Q31 46 47 48 99 QP 1 Q11 11 11 9 99 QP 1 QD8 47 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K R8 99 51 2.9K R2 99 6 50K I5 99 46 1U R3 12 50 50K Q32 49 48 99 99 QP 10 R4 13 50 50K Q33 49 44 50 50 QN 4 IOS 1 2 0.75N .MODEL DX DO) C10 5 6 3.183P	Q8	99	3	10	50	QN	2			45	46	50	50		1		
Q11 11 11 9 99 QP 1 QD8 47 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K R8 99 51 2.9K R2 99 6 50K I5 99 46 1U R3 12 50 50K Q32 49 48 99 99 QP 10 R4 13 50 50K Q33 49 44 50 50 QN 4 IOS 1 2 0.75N .MODEL DX D() C10 5 6 3.183P .MODEL QN NPN(BF=120VAF=100) C11 12 13 3.183P .MODEL QP PNP(BF=80 VAF=60)		12	11	9	99	QP	2		R9	45	46	175		-			
Q11 11 11 9 99 QP 1 QD8 47 47 48 99 QP 1 Q12 11 11 10 99 QP 1 QD9 48 48 51 99 QP 5 R1 99 5 50K R8 99 51 2.9K R2 99 6 50K I5 99 46 1U R3 12 50 50K Q32 49 48 99 99 QP 10 R4 13 50 50K Q33 49 44 50 50 QN 4 IOS 1 2 0.75N .MODEL DX D() C10 5 6 3.183P .MODEL QN NPN(BF=120VAF=100) C11 12 13 3.183P .MODEL QP PNP(BF=80 VAF=60)		13	11	10	99		2		Q31	46	47	48	99	QP	1		
R1 99 5 50K R2 99 6 50K R3 12 50 50K R4 13 50 50K R5 99 51 2.9K R6 1U R7 12 50 50K R8 99 51 2.9K R8 99 6 1U R9 99 99 QP 10 R9 10 Q33 49 44 50 50 QN 4 R9 10 Q33 49 44 50 SO QN 4 R9 10 Q33 49 44 SO SO QN 4 R9 10 Q33		11	11	9	99		1			47	47	48	99		1		
R2 99 6 50K R3 12 50 50K Q32 49 48 99 99 QP 10 R4 13 50 50K Q33 49 44 50 50 QN 4 IOS 1 2 0.75N C10 5 6 3.183P C11 12 13 3.183P .MODEL QN NPN(BF=120VAF=100) .MODEL QP PNP(BF=80 VAF=60)	Q12			10	99	QP	1		QD9	48	48	51	99	QP	5		
R3 12 50 50K R4 13 50 50K IOS 1 2 0.75N C10 5 6 3.183P C11 12 13 3.183P R3 2 49 48 99 99 QP 10 Q33 49 44 50 50 QN 4 MODEL DX D() MODEL QN NPN(BF=120VAF=100) MODEL QP PNP(BF=80 VAF=60)				50K					R8	99	51	2.9K		-			
R4 13 50 50K Q33 49 44 50 50 QN 4 IOS 1 2 0.75N .MODEL DX D() C10 5 6 3.183P .MODEL QN NPN(BF=120VAF=100) C11 12 13 3.183P .MODEL QP PNP(BF=80 VAF=60)			6							99	46	1U					
IOS 1 2 0.75N .MODEL DX D() C10 5 6 3.183P .MODEL QN NPN(BF=120VAF=100) C11 12 13 3.183P .MODEL QP PNP(BF=80 VAF=60)										49	48				10		
IOS 1 2 0.75N .MODEL DX D() C10 5 6 3.183P .MODEL QN NPN(BF=120VAF=100) C11 12 13 3.183P .MODEL QP PNP(BF=80 VAF=60)											44	50	50	QN	4		
C11 12 13 3.183P .MODEL QP PNP(BF=80 VAF=60)																	
MIGDED Q1 III (D1 00 VIII 00)									.MOD	EL	QN						
.ENDS	C11	12	13	3.1831	P						QP	PNP(B	F=80	VAF=60))		
									.END	S							

REV. C -15-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



Revision History

Location	Page
Data Sheet changed from REV. B to REV. C.	
Edits to TYPICAL PERFORMANCE CHARACTERISTICS	10