



# Quad SPST JFET Analog Switch

## SW201

### 1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. <http://www.analog.com/aerospace>

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at [www.analog.com/SW201](http://www.analog.com/SW201)


### 2.0 Part Number. The complete part number(s) of this specification follow:

Part Number	Description
SW201-803Q	Quad SPST JFET Analog Switch
SW201-813Q	Radiation Tested, Quad SPST JFET Analog Switch

#### 2.1 Case Outline.

Letter	Descriptive designator	Case Outline (Lead Finish per MIL-PRF-38535)
Q	GDIP1-T16	16-Lead ceramic dual-in-line package (CERDIP)

#### 2.1 Figure 1 - Terminal connections.



#### 2.1.1 SW201 Logic Table:

Control Logic	
Logic Input	Switch State
0	ON
1	OFF

ASD0011315

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

[www.analog.com](http://www.analog.com)

Fax: 781.326.8703 © 2008 Analog Devices, Inc. All rights reserved.

# SW201

## 3.0 Absolute Maximum Ratings. ( $T_A = 25^\circ\text{C}$ , unless otherwise noted)

Operating Temperature Range .....	-55°C to +125°C
Storage Temperature Range .....	-65°C to +150°C
Power Dissipation .....	900mW
Lead Temperature (Soldering, 60 sec.) .....	+300°C
Maximum Junction Temperature ( $T_J$ ) .....	+150°C
V+ Supply to V- Supply .....	36V
V+ Supply to Ground .....	36V
Logic Input Voltage Range .....	(-4V or V-) to V+ Supply
Analog Input Voltage	
Continuous .....	V- Supply to V+ Supply +20V
1% Duty Cycle and Driving all 4 inputs	
with 500 $\mu\text{s}$ pulse .....	V- Supply -15V to V+ Supply +20V
Maximum Current Through Any Pin .....	30mA

## 3.1 Thermal Characteristics:

Thermal Resistance, Q (cerdip) Package  
 Junction-to-Case ( $\Theta_{JC}$ ) = 29°C/W Max  
 Junction-to-Ambient ( $\Theta_{JA}$ ) = 91°C/W Max

## 4.0 Electrical Table:

**TABLE I**

Parameter See notes at end of table	Symbol	Conditions VS = $\pm 15\text{V}$ Unless otherwise specified	Sub- group	Limit Min	Limit Max	Units
Positive Supply Current	I+	All channels OFF or ON	1 2,3		9 13.5	mA
Negative Supply Current	I-	All Channels OFF or ON	1 2,3		6.0 8.5	
Ground Current	I <sub>G</sub>	All Channels OFF or ON	1 2,3		4 6	
Logic "0" Input Current	I <sub>IL</sub>		1 2,3		5 10	$\mu\text{A}$
Logic "1" Input Current (Note 1)	I <sub>IH</sub>		1 2,3		5 10	
"ON" Resistance	R <sub>ON</sub>	V <sub>A</sub> = -10V to 10V; I <sub>S</sub> = 1mA	1 2,3		80 110	$\Omega$
$\Delta R_{ON}$ vs. V <sub>A</sub>	$\Delta R_{ON}$	V <sub>A</sub> $\leq$ 10V, I <sub>S</sub> = 1mA	1		15	%
R <sub>ON</sub> Match Between Switches (Note 3)	R <sub>ON</sub> (Match)	V <sub>A</sub> = 0V, I <sub>D</sub> = 100 $\mu\text{A}$	1 2,3		15 20	
Analog Current Range (Note 2)	IA	VS = $\pm 10\text{V}$	1 2,3	10 7		mA
Analog Voltage Range (Note 2)	VA	IS = 1mA	1,2,3	$\pm 10$		V

4.0 Electrical Table: (Cont'd)						
Parameter See notes at end of table	Symbol	Conditions VS = ±15V Unless otherwise specified	Sub-group	Limit Min	Limit Max	Units
Source Current "OFF" Condition	IS(OFF)	VS = +10V, VD = -10V	1		2	nA
			2		60	
		VS = -10V, VD = +10V	1		2	
			2		60	
Drain Current "OFF" Condition	ID(OFF)	VS = +10V, VD = -10V	1		2	
			2		60	
		VS = -10V, VD = +10V	1		2	
			2		60	
Leakage Current "ON" Condition	ID(ON) + IS(ON)	VS = VD = ±10V	1		2	
			2		100	
Logic "0" Input Voltage	VIL		1,2,3		0.8	V
Logic "1" Input Voltage	VIH		1,2,3	2		V
Turn-On-Time	tON	VS = -5V, RL = 1KΩ, CL = 13pF	9		500	nS
Turn-Off-Time	tOFF		9		400	
Break-Before-Make Time	tON-tOFF		9	50		

Table I notes:

- 1 Current Tested at VIN = 2V (worst case condition)
- 2 VA, VIH, VIL is verified by leakage and RON tests.
- 3 RON Match specified as a percentage of Raverage where  $R_{\text{average}} = \frac{R_{\text{ON1}} + R_{\text{ON2}} + R_{\text{ON3}} + R_{\text{ON4}}}{4}$

**4.1 Electrical Test Requirements:**

<b>Table II</b>	
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)
Interim Electrical Parameters	1
Final Electrical Parameters	1, 2, 3 <u>1/</u> <u>2/</u>
Group A Test Requirements	1, 2, 3, 9
Group C end-point electrical parameters	1 <u>2/</u>
Group D end-point electrical parameters	1
Group E end-point electrical parameters	1

1/ PDA applies to Subgroup 1. Exclude delta's from PDA.

2/ See Table III for delta parameters. See Table I for test conditions.

**4.2 Table III. Burn-in test delta limits.**

<b>Table III</b>			
TEST TITLE	ENDPOINT LIMIT	DELTA LIMIT	UNITS
R <sub>ON</sub>	80	±15	ohm

**5.0 Life Test/Burn-In Circuit:**

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition C.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.

Rev	Description of Change	Date
A	Initiate	July 12, 2000
B	Update web site address. Under max ratings change $T_J$ to $T_J$ . For RON conditions, change $I_D = 1\text{mA}$ to $I_S = 1\text{mA}$ . RON (Match), change subgroups from 1,2 to 2,3. Break before make specification must a minimum. Add subgroup 9 to Group A requirements on Table II. Change BI circuit from condition A to Condition C.	20-Dec-01
C	Delete subgroups 4, 5, 6 from Table II, they are not used in Table I. Change paragraph 5.2 from cond. B to Cond. C (BI circuit not changed).	Feb. 21, 2002
D	Update web address. Delete burn-in circuit	June 20, 2003
E	Update header/footer & add to 1.0 Scope description.	Feb. 22, 2008

