

# **Quad SPST JFET Analog Switch**

# **SW201**

#### 1.0 **SCOPE**

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. http://www.analog.com/aerospace

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/SW201

2.0 **Part Number**. The complete part number(s) of this specification follow:

		· / ·
<u>Part Numl</u>	ber	Description
SW201-8(	<b>)3Q</b> Q	uad SPST JFET Analog Switch
SW201-81	13Q Radiation 7	Tested, Quad SPST JFET Analog Switch
2.1 Cas	se Outline.	
Letter	Descriptive designator	Case Outline (Lead Finish per MIL-PRF-3853)

Letter	Descriptive designator	Case Outline (Lead Finish per MIL-PRF-38535)
Q	GDIP1-T16	16-Lead ceramic dual-in-line package (CERDIP)

2.1 Figure 1 - Terminal connections.



SW201 Logic Table: 2.1.1

Control Logic			
Logic Input	Switch State		
0	ON		
1	OFF		

#### ASD0011315

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com

Fax: 781.326.8703 © 2008 Analog Devices, Inc. All rights reserved.

3.0	Absolute Maximum Ratings. ( $T_A = 25^{\circ}C$ , unles	s otherwise noted)
	Operating Temperature Range	-55°C to +125°C
	Storage Temperature Range	-65°C to +150°C
	Power Dissipation	
	Lead Temperature (Soldering, 60 sec.)	
	Maximum Junction Temperature (T <sub>J</sub> )	+150°C
	V+ Supply to V- Supply	
	V+ Supply to Ground	
	Logic Input Voltage Range	(-4V  or  V) to V+ Supply
	Analog Input Voltage	
	Continuous	
	1% Duty Cycle and Driving all 4 inputs	
	with 500µS pulse	V- Supply $-15V$ to V+ Supply $+20V$
	Maximum Current Through Any Pin	

### **3.1** Thermal Characteristics:

Thermal Resistance, Q (cerdip) Package Junction-to-Case ( $\Theta_{JC}$ ) = 29°C/W Max Junction-to-Ambient ( $\Theta_{JA}$ ) = 91°C/W Max

#### 4.0 Electrical Table:

TABLE I						
Parameter See notes at end of table	Symbol	Conditions $VS = \pm 15V$ Unless otherwise specified	Sub- group_	Limit Min	Limit Max	Units
Positive Supply Current	I+	All channels OFF or ON	1		9	mA
			2,3		13.5	
Negative Supply Current	I-	All Channels OFF or ON	1		6.0	
			2,3		8.5	
Ground Current	I <sub>G</sub>	All Channels OFF or ON	1		4	
			2,3		6	
Logic "0" Input Current	I <sub>IL</sub>		1		5	μΑ
			2,3		10	
Logic "1" Input Current (Note 1)	I <sub>IH</sub>		1		5	
			2,3		10	
"ON" Resistance	R <sub>ON</sub>	$V_A = -10V$ to 10V; $I_S = 1mA$	1		80	Ω
			2,3		110	
$\Delta R_{ON}$ vs. $V_A$	$\Delta R_{ON}$	$V_A \le 10V, I_S = 1mA$	1		15	%
R <sub>ON</sub> Match Between Switches	R <sub>ON</sub>	$V_{\rm A} = 0V, I_{\rm D} = 100 \mu A$	1		15	
(Note 3)	(Match)		2,3		20	
Analog Current Range (Note 2)	IA	$VS = \pm 10V$	1	10		mA
			2,3	7		
Analog Voltage Range (Note 2)	VA	IS = 1mA	1,2,3	±10		V

4.0 Electrical Table: (Cont'd)						
Parameter	Symbol	Conditions	Sub-	Limit	Limit	Units
See notes at end of table		$VS = \pm 15V$ Unless otherwise	group	Min	Max	
		specified				
Source Current "OFF" Condition	I <sub>S(OFF)</sub>	VS = +10V, VD = -10V	1		2	nA
			2		60	
		VS = -10V, VD = +10V	1		2	
			2		60	
Drain Current "OFF" Condition	ID <sub>(OFF)</sub>	VS = +10V, VD = -10V	1		2	
			2		60	
		VS = -10V, VD = +10V	1		2	
			2		60	
Leakage Current "ON"	$I_{D(ON)}$ +	$VS = VD = \pm 10V$	1		2	
Condition	I <sub>S(ON)</sub>		2		100	
Logic "0" Input Voltage	$V_{\text{IL}}$		1,2,3		0.8	V
Logic "1" Input Voltage	$V_{\mathrm{IH}}$		1,2,3	2		V
Turn-On-Time	t <sub>ON</sub>	$V_s = -5V, R_L = 1K\Omega, C_L = 13pF$	9		500	nS
Turn-Off-Time	t <sub>OFF</sub>		9		400	
Break-Before-Make Time	t <sub>ON</sub> -t <sub>OFF</sub>		9	50		

Table I notes:

- 1 Current Tested at VIN = 2V (worst case condition)
- $2 \quad V_A, \, V_{IH}, \, V_{IL} \text{ is verified by leakage and } R_{ON} \text{ tests.}$
- 3 R<sub>ON</sub> Match specified as a percentage of  $R_{average}$  where  $R_{average} = \frac{R_{ON1} + R_{ON2} + R_{ON3} + R_{ON4}}{R_{ON4} + R_{ON4} + R_{ON4$

4

### 4.1 Electrical Test Requirements:

Table II				
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)			
Interim Electrical Parameters	1			
Final Electrical Parameters	1, 2, 3 <u>1/ 2/</u>			
Group A Test Requirements	1, 2, 3, 9			
Group C end-point electrical parameters	1 <u>2/</u>			
Group D end-point electrical parameters	1			
Group E end-point electrical parameters	1			

- <u>1/</u> PDA applies to Subgroup 1. Exclude delta's from PDA.
- 2/ See Table III for delta parameters. See Table I for test conditions.
- 4.2 Table III. Burn-in test delta-limits.

Table III						
TEST TITLE	ENDPOINT LIMIT	DELTA LIMIT	UNITS			
R <sub>ON</sub>	80	±15	ohm			

#### 5.0 Life Test/Burn-In Circuit:

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition C.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.

Rev	Description of Change	Date
Α	Initiate	July 12, 2000
В	Update web site address. Under max ratings change TJ to T <sub>J</sub> . For RON	20-Dec-01
	conditions, change $I_D = 1$ mA to $I_S = 1$ mA. RON (Match), change	
	subgroups from 1,2 to 2,3. Break before make specification must a	
	minimum. Add subgroup 9 to Group A requirements on Table II.	
	Change BI circuit from condition A to Condition C.	
С	Delete subgroups 4, 5, 6 from Table II, they are not used in Table I.	Feb. 21, 2002
	Change paragraph 5.2 from cond. B to Cond. C (BI circuit not changed).	
D	Update web address. Delete burn-in circuit	June 20, 2003
E	Update header/footer & add to 1.0 Scope description.	Feb. 22,2008

© 2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. 02/08



www.analog.com