

8-Bit High-Speed Multiplying D/A Converter

DACO8

1.0 **SCOPE**

This specification documents the detailed requirements for Analog Devices space qualified die including die qualification as described for Class K in MIL-PRF-38534, Appendix C, Table C-II except as modified herein.

The manufacturing flow described in the STANDARD DIE PRODUCTS PROGRAM brochure at http://www.analog.com/aerospace is to be considered a part of this specification.

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/DAC08

Part Number. The complete part number(s) of this specification follow: 2.0

> Part Number Description

DAC08-000C 8-Bit High-Speed Multiplying D/A Converter


DAC08R000C Radiation guaranteed 8-Bit High-Speed Multiplying D/A Converter

3.0 **Die Information**

Die Dimensions

Die Size	Die Thickness	Bond Pad Metalization
63 mil x 87 mil	19 mil ± 2 mil	AI/Cu

3.2 **Die Picture**



- 1. V_{LC}
- 3. V-
- 4. I_{OUT}
- 5. B1 (MSB)
- 6. B2
- 7. B3
- 8. B4
- 9. B5
- 10. B6
- 11. B7
- 12. B8 (LSB)
- 13. V+
- 14. V_{REF+}
- 15. V_{REF}
- 16. COMP

ASD0012821 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

DACO8

3.3 Absolute Maximum Ratings 1/

Supply Voltage (V+ to V-)	36V dc
Logic Inputs	V- to (V- plus 36V dc)
Logic Control Voltage (V _{LC})	V- to V+
Analog Current Outputs (at V- = 15V)	4.25mA
Reference Input (V _{REF+} to V _{REF-})	V- to V+
Reference Input Differential Voltage (V _{REF+} to V _{REF-})	±18V dc
Reference Input current (I _{VREF+})	5mA
Storage Temperature Range	-65°C to +125°C
Ambient Operating Temperature Range (T _A)	-55°C to +125°C
Junction Temperature (T _J)	+150°C

Absolute Maximum Ratings Notes:

4.0 <u>Die Qualification</u>

In accordance with class-K version of MIL-PRF-38534, Appendix C, Table C-II, except as modified herein.

- (a) Qual Sample Size and Qual Acceptance Criteria 25/2
- (b) Qual Sample Package DIP
- (c) Pre-screen electrical test over temperature performed post-assembly prior to die qualification.

www.BDTIC.com/cn/adi

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

	Table I -	Dice Electrical Characteristics				
Parameter	Symbol Conditions Limit Min			Limit Max	Units	
Power Supply	I+ I-	$V_S = \pm 15V; I_{REF} \le 2mA$ 3.8 -7.8				
Full Range Current	I _{FR}	$V_{REF} = 10V$, R_{14} , $R_{15} = 5k\Omega$	1.94	2.04	mA	
Output Voltage Compliance	Voc	Full Range Current Change < 1/2 LSB	-10	18	V	
Zero Scale Current	Izs			2	μΑ	
Full Range Symmetry	I _{FRS}	I _{FR} - I _{FR}		±8	μΑ	
Output Current Range	l _{OR1}	V _{PEE} = 15V V- = -10V			mA.	
Output Current Range	I _{OR2}	$V_{REF} = 25V, V - = -12V,$ $R_{14}, R_{15} = 5k\Omega$	4.2		1 mA	
Development County to	PSSI _{FS+}	V+ = 4.5V to 18V, V- = -18V; I _{REF} = 1mA		±0.01	$\frac{\%\Delta I_{O}}{\%\Delta V}$ +	
Power Supply Sensitivity	PSSI _{FS} -	V- = -4.5V to -18V, $V+ = +18V; I_{REF} = 1\text{mA}$		±0.01	$\frac{\%\Delta I_{O}}{\%\Delta V}$	
Reference Bias Current	lvref-		0	-3	μΑ	
La sia la put Lavala	VIL	Logic "0", V _{LC} = 0V		0.8	- v	
Logic Input Levels	VIH	Logic "1", V _{LC} = 0V	2		/	
Logic Input Current (Each Bit)	lı.	$V_{IN} = -10V, V_{LC} = 0V$	m/	-10	μΑ	
Logic Input Swing	I _{IH}	$V_{IN} = 18V, V_{LC} = 0V$ $I_{FR} = 1.94 \text{mA (min)}$ $I_{FR} = 2.04 \text{mA (max)}$	-10	+10	V	
Resolution		. ,	8		Bits	
Monotonicity			8		Bits	
Nonlinearity	NL			±0.1	%FS	

Table I Notes:

1. $V_S = \pm 15 V$, $I_{REF} = 2 m A$, and $T_A = +25 ^{\circ} C$, unless otherwise specified.

DAC08

	Table II -	Electrical Charac	teristics for (Qualificati	on			
Parameter	Symbol	Condition 1/	Sub- groups	Limit Min	Limit Max	Units		
	l+	$V_S = \pm 15V \text{ or} +5V, -15V$		1, 2, 3		3.8		
Danier Caraba	I +	$V_S = \pm 5V$, $I_{REF} = 1 \text{ mA}$ M, D, L, R				4.0	-	
Power Supply <u>2</u> /		$V_S = \pm 15V$ or		1, 2, 3	-7.8	4.0	- mA	
	I-	+5V, -15V $V_S = \pm 5V; I_{REF} = 1mA$		1, 2, 3	-5.8		_	
	-		M, D, L, R <u>3</u> /	1	-8.0		=	
Full Range Current	I _{FR}	V _{REF} = 10V,		1, 2, 3	1.94	2.04	mA	
<u> </u>			M, D, L, R <u>3</u> /	1	1.925	2.04		
Output Voltage Compliance 4/	V _{oc}	Full-Scale C Change < 1		1, 2, 3	-10	+18	V	
Zero Scale Current	l _{zs}			1, 2, 3		2		
Zero scale current	125	ı	M, D, L, R <u>3</u> /	1		2	μΑ	
Full Range Symmetry <u>4</u> /	I _{FRS}	 _{FR} - _{FI}	1, 2, 3		±8	μΑ		
	I _{OR1}	$V_{REF} = 15V, V_{-} = -10V;$ $R_{14}, R_{15} = 5k\Omega$			2.1			
Output Current Range <u>4</u> /	I _{OR2}	V _{REF} = 25V, V- R ₁₄ , R ₁₅ =	1, 2, 3	4.2		- mA		
Power Supply Sensitivity 4/	PSSI _{FS+}	V+ = 4.5V to 18V, V- = -18V, I _{REF} = 1mA		1, 2, 3	m	±0.01	$\frac{\%\Delta I_{O}}{\%\Delta V}$	
Tower supply sensitivity 4	PSSI _{FS} -	V- = -4.5V to $V+ = 18V, I_{REI}$	1, 2, 3		±0.01	$\frac{\%\Delta I_{o}}{\%\Delta V}$ -		
Reference Bias Current <u>4</u> /	I _{VREF} -			1, 2, 3	0	-3	μΑ	
	V _{IL}	Logic "0", V _{LC} = 0V		1, 2, 3		0.8		
Logic Input Levels		M, D, L, R <u>3</u> /		1		0.8	v	
Logic input Levels	V _{IH}	Logic "1", V _{LC} = 0V		1, 2, 3	2.0]	
		M, D, L, R <u>3</u> /		1	2.0			
	I _{IL} -	$V_{IN} = -10V$, $V_{LC} = 0V$		1, 2, 3		-10		
Logic Input Current	IIL	M, D, L, R <u>3</u> /		1		-30	μΑ	
(Each Bit) <u>4</u> /	l _{iH}	$V_{IN}=18V,V_{LC}=0V$		1, 2, 3		10		
		M, D, L, R <u>3</u> /		1		10		
Logic Input Swing <u>4</u> /	V _{IS}	$I_{FR} = 1.94$ mA (min) $I_{FR} = 2.04$ mA (max)		1, 2, 3	-10	+18	V	
Monotonicity <u>4</u> /				1, 2, 3	8		Bits	
Nonlinearity	NL -		M, D, L, R <u>3</u> /	1, 2, 3		±0.19 ±0.45	%FS	
		1 1	w 1 1 K 3/	1 1 1		ェン・イン	Î.	

Table II Notes:

 $V_S = \pm 15V$, $I_{REF} = 2mA$, unless otherwise specified. When the device is used in an un-biased state at high temperature only, and subsequently biased, the device supply currents may rise 30% above 2. specification for as long as 30 seconds. Devices tested at 100K.

This parameter not tested post irradiation.

Table III - Life Test Endpoint and Delta Parameter (Product is tested in accordance with Table II with the following exceptions)								
Davamatav	Symbol	Sub- groups	Post Burn In Limit		Post Life Test Limit		Life Test	11
Parameter			Min	Max	Min	Max	Delta	Units
`Full Range Current	I _{FR}	1	1.93	2.05	1.92	2.06	0.01	mA
Zero Scale Current	I _{ZS}	1		2.5		3	0.5	
	Izs	1		2.5		3	0.5	μΑ

5.0 <u>Life Test/Burn-In Information</u>

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition B or C.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005.

Rev	Description of Change	Date
Α	Initiate	20-DEC-01
В	Update web address	Aug. 5, 2003
C	Add radiation limits same as SMD	Aug. 25, 2003
D	Update header/footer & add to 1.0 Scope description.	March 3, 2008
Е	Add Junction Temperature (T _J)+150°C to Absolute Max. Ratings	April 2, 2008
F	Updated Section 4.0c note to indicated pre-screen temp testing being performed.	June 6 2009
G	Update fonts and sizes to ADI standards	Nov. 15, 2011

