


 99mils × 83mils,  
 12mils thick

**PAD FUNCTION**

1.  $V_{OS}$  TRIM
2.  $-IN$
3.  $+IN$
4.  $V^-$
5. NO CONNECT
6. OUT
7.  $V^+$
8.  $V_{OS}$  TRIM

Backside (substrate)  
 is an alloyed gold layer.  
 Connect to  $V^-$

**DIE CROSS REFERENCE**

| LTC Finished Part Number | Order Part Number |
|--------------------------|-------------------|
| LT1007C                  | LT1007CDICE       |
| LT1007C                  | LT1007CDWF*       |

Please refer to LTC standard product data sheet for other applicable product information.

\*DWF = DICE in wafer form.

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

**DICE/DWF ELECTRICAL TEST LIMITS**  $V_S = \pm 15V, V_{CM} = 0V, T_A = 25^\circ C$ .

| SYMBOL    | PARAMETER                    | CONDITIONS   | MIN                      | MAX      | UNITS                    |
|-----------|------------------------------|--|--------------------------|----------|--------------------------|
| $V_{OS}$  | Input Offset Voltage         | (Note 1)   |                          | 60       | $\mu V$                  |
| $I_{OS}$  | Input Offset Current         |  |                          | 50       | nA                       |
| $I_B$     | Input Bias Current           |  |                          | $\pm 55$ | nA                       |
|           | Input Voltage Range          |  | $\pm 11.0$               |          | V                        |
| CMRR      | Common Mode Rejection Ratio  | $V_{CM} = \pm 11$  | 110                      |          | dB                       |
| PSRR      | Power Supply Rejection Ratio | $V_S = \pm 4V$ to $\pm 18V$                                  | 106                      |          | dB                       |
| $A_{VOL}$ | Large-Signal Voltage Gain    | $R_L \geq 2k, V_O = \pm 12V$<br>$R_L \geq 1k, V_O = \pm 10V$ | 5<br>3.5                 |          | V/ $\mu V$<br>V/ $\mu V$ |
| $V_{OUT}$ | Maximum Output Voltage Swing | $R_L \geq 2k$<br>$R_L \geq 600\Omega$                        | $\pm 12.5$<br>$\pm 10.5$ |          | V<br>V                   |
| SR        | Slew Rate                    | $R_L \geq 2k$  | 1.7                      |          | V/ $\mu s$               |
| $I_S$     | Supply Current               |  |                          | 4.7      | mA                       |

**Note 1:** Input offset voltage measurements are performed by automatic equipment, approximately 0.5 seconds after application of power.

# DICE/DWF SPECIFICATION

---

## LT1007

Wafer level testing is performed per the indicated specifications for dice. Considerable differences in performance can often be observed for dice versus packaged units due to the influences of packaging and assembly on certain devices and/or parameters. Please consult factory for more information on dice performance and lot qualifications via lot sampling test procedures.

Dice data sheet subject to change. Please consult factory for current revision in production.

1007dice/dwffa

---

2

Linear Technology Corporation  
1630 McCarthy Blvd., Milpitas, CA 95035-7417  
(408) 432-1900 • FAX: (408) 434-0507 • [www.linear.com](http://www.linear.com)

[www.BDTIC.com/Linear](http://www.BDTIC.com/Linear)

I.D.No. 66-13-1007 • LT 1009 REV A • PRINTED IN USA



© LINEAR TECHNOLOGY CORPORATION 2009