## $3 \mathrm{~mA}, 100 \mathrm{MHz}, 750 \mathrm{~V} / \mu \mathrm{s}$ Operational Amplifier with Shutdown

## feATURES

- 100MHz Gain Bandwidth
- 750V/us Slew Rate
- 3.6mA Maximum Supply Current
- $50 \mu \mathrm{~A}$ Supply Current in Shutdown
- $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Input Noise Voltage
- Unity-Gain Stable
- 1.5mV Maximum Input Offset Voltage
- $4 \mu \mathrm{~A}$ Maximum Input Bias Current
- 400nA Maximum Input Offset Current
- 40mA Minimum Output Current, $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}$
- $\pm 3.5 \mathrm{~V}$ Minimum Input CMR, $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$
- 30ns Settling Time to 0.1\%, 5V Step
- Specified at $\pm 5 \mathrm{~V}$, Single 5 V Supplies
- Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Low Profile (1mm) SOT-23 (ThinSOT ${ }^{\text {TM }}$ ) and S8 Packages


## APPLICATIOOS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


## DESCRIPTIOn

The LT ${ }^{\circledR 1812}$ is a low power, high speed, very high slew rate operational amplifier with excellent DC performance. The LT1812 features reduced supply current, Iower input offset voltage, lower input bias current and higher DC gain than other devices with comparable bandwidth. A power saving shutdown feature reduces supply current to $50 \mu \mathrm{~A}$. The circuittopology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier.

The output drives a $100 \Omega$ load to $\pm 3.5 \mathrm{~V}$ with $\pm 5 \mathrm{~V}$ supplies. On a single 5 V supply, the output swings from 1.1 V to 3.9 V with a $100 \Omega$ load connected to 2.5 V . The amplifier is stable with a 1000 pF capacitive load which makes it useful in buffer and cable driver applications.
The LT1812 is manufactured on Linear Technology's advanced low voltage complementary bipolar process. The dual version is the LT1813. For higher supply voltage single, dual and quad operational amplifiers with up to 70MHz gain bandwidth, see the LT1351 through LT1365 data sheets.
$\boldsymbol{\Omega}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. ThinSOT is a Trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

4MHz, 4th Order Butterworth Filter


Filter Frequency Response


## absolute maximum ratings

(Note 1)
Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ............................. 12.6 V
Differential Input Voltage (Transient Only, Note 2) ...... $\pm 3 \mathrm{~V}$
Input Voltage, Shutdown Voltage.............................. $\pm$ V
Output Short-Circuit Duration (Note 3) ............. Indefinite
Operating Temperature Range (Note 8)..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Specified Temperature Range
(Note 8)................................................... $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Maximum Junction Temperature ........................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ................... $300^{\circ} \mathrm{C}$

PIn COnfiGURATIOn


## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | SPECIFIED TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT1812CS5\#PBF | LT1812CS5\#TRPBF | LTLH | 5-Lead Plastic TSOT-23 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LT1812IS5\#PBF | LT1812IS5\#TRPBF | LTLJ | 5-Lead Plastic TSOT-23 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LT1812CS6\#PBF | LT1812CS6\#TRPBF | LTLK | 6-Lead Plastic TSOT-23 | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LT1812IS6\#PBF | LT1812IS6\#TRPBF | LTLL | 6-Lead Plastic TSOT-23 | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LT1812CS8\#PBF | LT1812CS8\#TRPBF | 1812 | $8-$ Lead Plastic SO | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LT1812IS8\#PBF | LT1812IS8\#TRPBF | 1812 I | 8-Lead Plastic SO | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ}, v_{S}= \pm 5 V, V_{\mathrm{cm}}=0 V$ unless otherwise noted (Note 10 ).

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 4) |  | 0.4 | 1.5 | mV |
| IOS | Input Offset Current |  |  | 30 | 400 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | -0.9 | $\pm 4$ | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $f=10 \mathrm{kHz}$ |  | 8 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}_{n}$ | Input Noise Current Density | $\mathrm{f}=10 \mathrm{kHz}$ |  | 1 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $V_{C M}= \pm 3.5 \mathrm{~V}$ <br> Differential | 3 | $\begin{aligned} & 10 \\ & 1.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
| $\mathrm{V}_{\mathrm{CM}}$ | Input Voltage Range (Positive) Input Voltage Range (Negative) |  | 3.5 | $\begin{gathered} \hline 4.2 \\ -4.2 \end{gathered}$ | -3.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 3.5 \mathrm{~V}$ | 75 | 85 |  | dB |
|  | Minimum Supply Voltage |  |  | $\pm 1.25$ | $\pm 2$ | V |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 78 | 97 |  | dB |
| AVOL | Large-Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 3 V, R_{L}=500 \Omega \\ & V_{\text {OUT }}= \pm 3 V, R_{L}=100 \Omega \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Maximum Output Swing | $\begin{aligned} & R_{L}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ & R_{L}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \end{aligned}$ | $\begin{aligned} & \pm 3.80 \\ & \pm 3.35 \end{aligned}$ | $\begin{aligned} & \pm 4.0 \\ & \pm 3.5 \end{aligned}$ |  | V |
| $\underline{\text { IOUT }}$ | Maximum Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}, 30 \mathrm{mV}$ Overdrive | $\pm 40$ | $\pm 60$ |  | mA |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, 1V Overdrive (Note 3) | $\pm 75$ | $\pm 110$ |  | mA |
| SR | Slew Rate | $A_{V}=-1$ (Note 5) | 500 | 750 |  | V/ HS |
| FPBW | Full Power Bandwidth | 3V Peak (Note 6) |  | 40 |  | MHz |
| GBW | Gain Bandwidth Product | $\mathrm{f}=200 \mathrm{kHz}$ | 75 | 100 |  | MHz |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{V}=1,10 \%$ to $90 \%, 0.1 \mathrm{~V}, \mathrm{R}_{L}=100 \Omega$ |  | 2 |  | ns |
| OS | Overshoot | $A_{V}=1,0.1 V, R_{L}=100 \Omega$ |  | 25 |  | \% |
| tPD | Propagation Delay | $A_{V}=1,50 \% V_{\text {IN }}$ to $50 \% V_{\text {OUT }}, 0.1 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 2.8 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 5 V Step, $0.1 \%, A_{V}=-1$ |  | 30 |  | ns |
| THD | Total Harmonic Distortion | $f=1 \mathrm{MHz}, V_{\text {OUT }}=2 V_{P-P}, A_{V}=2, R_{L}=500 \Omega$ |  | -76 |  | dB |
|  | Differential Gain | $V_{\text {OUT }}=2 V_{\text {P-P }}, A_{V}=2, R_{L}=150 \Omega$ |  | 0.12 |  | \% |
|  | Differential Phase | $V_{\text {OUT }}=2 V_{\text {P-P }}, A_{V}=2, R_{L}=150 \Omega$ |  | 0.07 |  | DEG |
| R OUT | Output Resistance | $A_{V}=1, f=1 \mathrm{MHz}$ |  | 0.4 |  | $\Omega$ |
| ISHDN | SHDN Pin Current | $\begin{aligned} & \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On })(\text { Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) (Note 11) } \end{aligned}$ | -100 | $\begin{gathered} 0 \\ -50 \end{gathered}$ | $\pm 1$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Is | Supply Current | $\begin{aligned} & \hline \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On) (Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) (Note 11) } \end{aligned}$ |  | $\begin{gathered} \hline 3 \\ 50 \end{gathered}$ | $\begin{aligned} & \hline 3.6 \\ & 100 \end{aligned}$ | mA $\mu \mathrm{A}$ |

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}$ to 2.5 V unless otherwise noted (Note 10).

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP |
| :--- | :--- | :--- | :---: | :---: |
| $V_{O S}$ | Input Offset Voltage | (Note 4) | 0.5 | 2.0 |
| $I_{\text {OS }}$ | Input Offset Current |  | 30 | 400 |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | -1.0 | $\pm 4$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $\mathrm{f}=10 \mathrm{kHz}$ | nA |  |
| $\mathrm{i}_{\mathrm{n}}$ | Input Noise Current Density | $\mathrm{f}=10 \mathrm{kHz}$ | 8 | nA |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{V}_{\text {CM }}=1.5 \mathrm{~V}$ to 3.5 V | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |  |
|  |  | Differential | 3 | 10 |

## 

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range (Positive) Input Voltage Range (Negative) |  | 3.5 | $\begin{aligned} & 4 \\ & 1 \end{aligned}$ | 1.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=1.5 \mathrm{~V}$ to 3.5 V | 73 | 82 |  | dB |
| AVOL | Large-Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, R_{\mathrm{L}}=500 \Omega \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, R_{\mathrm{L}}=100 \Omega \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| $\overline{V_{\text {OUT }}}$ | Maximum Output Swing (Positive) | $\begin{aligned} & R_{L}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ & R_{L}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.9 \end{aligned}$ |  | V |
|  | Maximum Output Swing (Negative) | $\begin{array}{\|l} \hline R_{L}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ R_{L}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ \hline \end{array}$ |  | $\begin{aligned} & 0.9 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.3 \end{aligned}$ | V |
| IOUT | Maximum Output Current | $\mathrm{V}_{\text {OUT }}=3.5 \mathrm{~V}$ or $1.5 \mathrm{~V}, 30 \mathrm{mV}$ Overdrive | $\pm 25$ | $\pm 40$ |  | mA |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, 1 \mathrm{~V}$ Overdrive (Note 3) | $\pm 55$ | $\pm 80$ |  | mA |
| SR | Slew Rate | $\mathrm{A}_{V}=-1$ (Note 5) | 200 | 350 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| FPBW | Full Power Bandwidth | 1V Peak (Note 6) |  | 55 |  | MHz |
| GBW | Gain Bandwidth Product | $\mathrm{f}=200 \mathrm{kHz}$ | 65 | 94 |  | MHz |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{V}=1,10 \%$ to $90 \%, 0.1 \mathrm{~V}, \mathrm{R}_{L}=100 \Omega$ |  | 2.1 |  | ns |
| OS | Overshoot | $A_{V}=1,0.1 V, R_{L}=100 \Omega$ |  | 25 |  | \% |
| tPD | Propagation Delay | $A_{V}=1,50 \% V_{\text {IN }}$ to $50 \% V_{\text {OUT }}, 0.1 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 3 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 2 V Step, $0.1 \%, \mathrm{~A}_{V}=-1$ |  | 30 |  | ns |
| THD | Total Harmonic Distortion | $f=1 \mathrm{MHz}, V_{\text {OUT }}=2 V_{P-P}, A_{V}=2, R_{L}=500 \Omega$ |  | -75 |  | dB |
|  | Differential Gain | $V_{\text {OUT }}=2 V_{\text {P-p }}, A_{V}=2, R_{L}=150 \Omega$ |  | 0.22 |  | \% |
|  | Differential Phase | $V_{\text {OUT }}=2 V_{\text {P-P }}, A_{V}=2, R_{L}=150 \Omega$ |  | 0.21 |  | DEG |
| R ${ }_{\text {OUT }}$ | Output Resistance | $A_{V}=1, f=1 \mathrm{MHz}$ |  | 0.45 |  | $\Omega$ |
| $\overline{\text { SHDN }}$ | $\overline{\text { SHDN }}$ Pin Current | $\begin{aligned} & \hline \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { (On) }(\text { (Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) } \end{aligned}$ | -50 | $\begin{gathered} 0 \\ -20 \end{gathered}$ | $\pm 1$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{I}_{S}$ | Supply Current | $\begin{aligned} & \overline{\overline{S H D N}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On) (Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V}(\text { Off) } \end{aligned}$ |  | $\begin{aligned} & 2.7 \\ & 20 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 50 \end{aligned}$ | mA $\mu \mathrm{A}$ |

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted (Note 10).

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 4) |  |  | 2 | mV |
| $\Delta \mathrm{V}_{0 S} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 7) |  | 10 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  |  |  | 500 | nA |
| IB | Input Bias Current |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{CM}}$ | Input Voltage Range (Positive) Input Voltage Range (Negative) |  | 3.5 |  | -3.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 3.5 \mathrm{~V}$ | 73 |  |  | dB |
|  | Minimum Supply Voltage |  |  |  | $\pm 2$ | V |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}$ | 76 |  |  | dB |
| AVOL | Large-Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 3 V, R_{L}=500 \Omega \\ & V_{\text {OUT }}= \pm 3 V, R_{L}=100 \Omega \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.7 \end{aligned}$ |  |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Maximum Output Swing | $R_{L}=500 \Omega, 30 \mathrm{mV}$ Overdrive $R_{L}=100 \Omega, 30 \mathrm{mV}$ Overdrive | $\begin{aligned} & \pm 3.70 \\ & \pm 3.25 \end{aligned}$ |  |  | V |
| $\underline{\text { IOUT }}$ | Maximum Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}, 30 \mathrm{mV}$ Overdrive | $\pm 35$ |  |  | mA |

ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 V, V_{\mathrm{cm}}=0 \mathrm{O}$ unless otherwise noted (Note 10).

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {Out }}=0 \mathrm{~V}, 1 \mathrm{~V}$ Overdrive (Note 3) | $\pm 60$ |  |  | mA |
| SR | Slew Rate | $A_{V}=-1$ (Note 5) | 400 |  |  | V/ $/ \mathrm{s}$ |
| GBW | Gain Bandwidth Product | $f=200 \mathrm{kHz}$ | 65 |  |  | MHz |
| $I_{\text {SHDN }}$ | SHDN Pin Current | $\begin{aligned} & \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V} \text { (On) (Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) (Note 11) } \end{aligned}$ | -150 |  | $\pm 1.5$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Is | Supply Current | $\begin{aligned} & \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On })(\text { Note 11) } \\ & \overline{\mathrm{SHDND}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) (Note 11) } \end{aligned}$ |  |  | $\begin{aligned} & 4.6 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}$ to 2.5 V unless otherwise noted (Note 10).

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 4) |  |  | 2.5 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 7) |  | 10 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  |  |  | 500 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range (Positive) Input Voltage Range (Negative) |  | 3.5 |  | 1.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=1.5 \mathrm{~V}$ to 3.5 V | 71 |  |  | dB |
| Avol | Large-Signal Voltage Gain | $\begin{array}{\|l\|} \hline V_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, R_{\mathrm{L}}=500 \Omega \\ V_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, R_{\mathrm{L}}=100 \Omega \\ \hline \end{array}$ | $\begin{aligned} & 0.7 \\ & 0.5 \end{aligned}$ |  |  | $\mathrm{V} / \mathrm{mV}$ $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Maximum Output Swing (Positive) | $\begin{aligned} & R_{L}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ & R_{L}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 3.6 \end{aligned}$ |  |  | V |
|  | Maximum Output Swing (Negative) | $\begin{array}{\|l} R_{L}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ R_{L}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ \hline \end{array}$ |  |  | $\begin{aligned} & 1.2 \\ & 1.4 \end{aligned}$ | V |
| IOUT | Maximum Output Current | $\mathrm{V}_{\text {OUT }}=3.5 \mathrm{~V}$ or $1.5 \mathrm{~V}, 30 \mathrm{mV}$ Overdrive | $\pm 20$ |  |  | mA |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {OUt }}=2.5 \mathrm{~V}$, 1V Overdrive (Note 3) | $\pm 45$ |  |  | mA |
| SR | Slew Rate | $A_{V}=-1$ (Note 5) | 150 |  |  | $\mathrm{V} / \mathrm{\mu s}$ |
| GBW | Gain Bandwidth Product | $\mathrm{f}=200 \mathrm{kHz}$ | 55 |  |  | MHz |
| ISHDN | $\overline{\text { SHDN }}$ Pin Current | $\begin{aligned} & \hline \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On })(\text { Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) (Note 11) } \end{aligned}$ | -75 |  | $\pm 1.5$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Is | Supply Current | $\begin{aligned} & \hline \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On) }(\text { Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V}(0 \mathrm{ff})(\text { Note 11) } \end{aligned}$ |  |  | $\begin{aligned} & 4.5 \\ & 75 \\ & \hline \end{aligned}$ | mA $\mu \mathrm{A}$ |

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted (Notes 8, 10).

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP |
| :--- | :--- | :--- | :---: | :---: |
| $V_{0 S}$ | Input Offset Voltage | (Note 4) | MAX | UNITS |
| $\Delta V_{0 S} / \Delta T$ | Input Offset Voltage Drift | (Note 7) | 3 | mV |
| $I_{\text {OS }}$ | Input Offset Current |  | 10 | 30 |
| $I_{\mathrm{B}}$ | Input Bias Current |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range (Positive) |  |  |  |
|  | Input Voltage Range (Negative) |  |  |  |

## 

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Maximum Output Swing | $\begin{aligned} & R_{L}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ & R_{L}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \end{aligned}$ | $\begin{aligned} & \pm 3.60 \\ & \pm 3.15 \end{aligned}$ |  |  | V |
| IOUT | Maximum Output Current | $\mathrm{V}_{\text {OUt }}= \pm 3 \mathrm{~V}, 30 \mathrm{mV}$ Overdrive | $\pm 30$ |  |  | mA |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$, 1V Overdrive (Note 3) | $\pm 55$ |  |  | mA |
| SR | Slew Rate | $\mathrm{A}_{V}=-1$ (Note 5) | 350 |  |  | V/ $/ \mathrm{s}$ |
| GBW | Gain Bandwidth Product | $\mathrm{f}=200 \mathrm{kHz}$ | 60 |  |  | MHz |
| ${ }_{\text {SHDN }}$ | SHDN Pin Current | $\begin{aligned} & \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V} \text { (On) (Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) (Note 11) } \end{aligned}$ | -200 |  | $\pm 2$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $I_{S}$ | Supply Current | $\begin{aligned} & \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On })(\text { Note 11) } \\ & \overline{\mathrm{SHDND}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) (Note 11) } \end{aligned}$ |  |  | $\begin{gathered} 5 \\ 200 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ |

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}$ to 2.5 V unless otherwise noted (Notes 8, 10).

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 4) |  |  | 3.5 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 7) |  | 10 | 30 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  |  |  | 600 | nA |
| ${ }_{\text {I }}$ | Input Bias Current |  |  |  | $\pm 6$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range (Positive) Input Voltage Range (Negative) |  | 3.5 |  | 1.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=1.5 \mathrm{~V}$ to 3.5 V | 70 |  |  | dB |
| AVOL | Large-Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~V}_{\text {OUT }}=2.0 \mathrm{~V} \text { to } 3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 0.4 \end{aligned}$ |  |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Maximum Output Swing (Positive) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ & R_{L}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.5 \end{aligned}$ |  |  | V |
|  | Maximum Output Swing (Negative) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=500 \Omega, 30 \mathrm{mV} \text { Overdrive } \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, 30 \mathrm{mV} \text { Overdrive } \end{aligned}$ |  |  | $\begin{aligned} & 1.3 \\ & 1.5 \end{aligned}$ | V |
| $\underline{\text { IOUT }}$ | Maximum Output Current | $\mathrm{V}_{\text {OUT }}=3.5 \mathrm{~V}$ or $1.5 \mathrm{~V}, 30 \mathrm{mV}$ Overdrive | $\pm 17$ |  |  | mA |
| ISC | Output Short-Circuit Current | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$, 1V Overdrive (Note 3) | $\pm 40$ |  |  | mA |
| SR | Slew Rate | $A_{V}=-1($ Note 5) | 125 |  |  | V/ $/ \mathrm{s}$ |
| GBW | Gain Bandwidth Product | $\mathrm{f}=200 \mathrm{kHz}$ | 50 |  |  | MHz |
| ${ }_{\text {SHDN }}$ | $\overline{\text { SHDN }}$ Pin Current | $\begin{aligned} & \overline{\overline{S H D N}}>V^{-}+2.0 \mathrm{~V}(\text { On) }(\text { (Note 11) } \\ & \overline{S H D N}<V^{-}+0.4 V(0 f f)(\text { Note 11) } \end{aligned}$ | -100 |  | $\pm 2$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IS | Supply Current | $\begin{aligned} & \overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}(\text { On) }(\text { (Note 11) } \\ & \overline{\mathrm{SHDN}}<\mathrm{V}^{-}+0.4 \mathrm{~V} \text { (Off) }(\text { (Note 11) } \end{aligned}$ |  |  | $\begin{gathered} 5 \\ 100 \end{gathered}$ | mA $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: Differential inputs of $\pm 3 \mathrm{~V}$ are appropriate for transient operation only, such as during slewing. Large sustained differential inputs can cause excessive power dissipation and may damage the part.
Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift.
Note 5: Slew rate is measured between $\pm 2 \mathrm{~V}$ on the output with $\pm 3 \mathrm{~V}$ input for $\pm 5 \mathrm{~V}$ supplies and $2 \mathrm{~V}_{\text {P-p }}$ on the output with a $3 \mathrm{~V}_{\text {P-p }}$ input for single 5 V supplies.
Note 6: Full power bandwidth is calculated from the slew rate: $\mathrm{FPBW}=\mathrm{SR} / 2 \pi \mathrm{~V}_{\mathrm{P}}$ Note 7: This parameter is not $100 \%$ tested.

Note 8: The LT1812C is guaranteed to meet specified performance from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. The LT1812C is designed, characterized and expected to meet specified performance from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ but is not tested or QA sampled at these temperatures. The LT1812I is guaranteed to meet specified performance from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
Note 9: Thermal resistance varies with the amount of PC board metal connected to the package. The nominal values are for short traces connected to the pins. The thermal resistance can be substantially reduced by connecting Pin 2 of the 5-lead or 6-lead TSOT-23 or Pin 4 of the S0-8 to a large metal area.
Note 10: For the 8 -lead SO and 6-lead TSOT-23 parts, the electrical characteristics apply to the "ON" state, unless otherwise noted. These parts are in the "ON" state when either $\overline{\mathrm{SHDN}}$ is not connected, or $\overline{\mathrm{SHDN}}>\mathrm{V}^{-}+2.0 \mathrm{~V}$.
Note 11: The shutdown ( $\overline{\mathrm{SHDN}}$ ) feature is not available on the 5 -lead SOT-23 parts. These parts are always in the "ON" state.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



Common Mode Rejection Ratio vs Frequency


1812 G21


Power Supply Rejection Ratio vs Frequency

812 G20

Slew Rate vs Input Level


Slew Rate vs Supply Voltage


## Total Harmonic Distortion + Noise

 vs Frequency




1812 G22

1812 G25

Undistorted Output Swing vs Frequency


## LT1812

## TYPICAL PERFORMANCE CHARACTERISTICS



Small-Signal Transient,
$A_{V}=-1$


Large-Signal Transient,
$A_{V}=-1$


Differential Gain and Phase
vs Supply Voltage


Small-Signal Transient,
$A_{V}=1$


Large-Signal Transient,
$A_{V}=1$


Capacitive Load Handling


Small-Signal Transient,
$A_{V}=1, C_{L}=1000 \mathrm{pF}$


Large-Signal Transient,
$A_{V}=1, C_{L}=1000 \mathrm{pF}$


## APPLICATIONS INFORMATION

Layout and Passive Components

The LT1812 amplifier is more tolerant of less than ideal layouts than other high speed amplifiers. For maximum performance (for example, fast settling) use a ground plane, short lead lengths and RF-quality bypass capacitors ( $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F})$. For high drive current applications, use low ESR bypass capacitors ( $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole that can cause peaking or even oscillations. If feedback resistors greater than $2 k$ are used, a parallel capacitor of value

$$
\mathrm{C}_{\mathrm{F}}>\mathrm{R}_{\mathrm{G}} \cdot \mathrm{C}_{\text {IN }} / \mathrm{R}_{\mathrm{F}}
$$

should be used to cancel the input pole and optimize dynamic performance. For applications where the DC noise gain is 1 and a large feedback resistor is used, $C_{F}$ should be greater than or equal to $\mathrm{C}_{\mathrm{IN}}$. An example would be an I-to-V converter.

## Input Considerations

Each of the LT1812 amplifier inputs is the base of an NPN and PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 3 V without damage and need no clamping or source resistance for protection.
The device should not be used as a comparator because with sustained differential inputs, excessive power dissipation may result.

## Capacitive Loading

The LT1812 is stable with a 1000pF capacitive load, which is outstanding for a 100 MHz amplifier. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As
the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. Coaxial cable can be driven directly, but for best pulse fidelity, a resistor of value equal to the characteristic impedance of the cable (i.e., $75 \Omega$ ) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

## Slew Rate

The slew rate is proportional to the differential input voltage. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 5 V output step in a gain of 10 has a 0.5 V input step, whereas in unity gain there is a 5 V input step. The LT1812 is tested for slew rate in a gain of -1 . Lower slew rates occur in higher gain configurations.

## Shutdown

The LT1812 has a shutdown pin ( $\overline{\text { SHDN }}$, Pin 8) for conserving power. When this pin is open or biased at least 2 V above the negative supply, the part operates normally. When pulled down to $\mathrm{V}^{-}$, the supply current drops to about $50 \mu \mathrm{~A}$. Typically, the turn-off delay is $1 \mu \mathrm{~s}$ and the turn-on delay $0.5 \mu \mathrm{~s}$. The current out of the $\overline{\text { SHDN }}$ pin is also typically $50 \mu \mathrm{~A}$. In shutdown mode, the amplifier output is not isolated from the inputs, so the LT1812 shutdown feature cannot be used for multiplexing applications. The $50 \mu \mathrm{~A}$ typical shutdown current is exclusive of any output (load) current. In order to prevent load current (and maximize the power savings), either the load needs to be disconnected, or the input signal needs to be OV. Even in shutdown mode, the LT1812 can still drive significant current into a load. For example, in an $A_{V}=1$ configuration, when driven with a $1 V$ DC input, the LT1812 drives 2 mA into a $100 \Omega$ load. It takes about $500 \mu \mathrm{~s}$ for the load current to reach this value.

## Power Dissipation

The LT1812 combines high speed and large output drive in a small package. It is possible to exceed the maximum junction temperature under certain conditions. Maximum

## APPLICATIONS InFORMATION

junction temperature $\left(T_{J}\right)$ is calculated from the ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ and power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ as follows:

$$
T_{J}=T_{A}+\left(P_{D} \bullet \theta_{J A}\right)(\text { Note } 9)
$$

Power dissipation is composed of two parts. The first is due to the quiescent supply current and the second is due to on-chip dissipation caused by the load current. The worstcase load induced power occurs when the output voltage is at $1 / 2$ of either supply voltage (or the maximum swing if less than $1 / 2$ supply voltage). Therefore $P_{D M A X}$ is:

$$
\begin{aligned}
& P_{\text {DMAX }}=\left(V^{+}-V^{-}\right)\left(I_{\text {Smax }}\right)+\left(V^{+} / 2\right)^{2} / R_{\text {L }} \text { or } \\
& P_{\text {DMAX }}=\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)\left(I_{\text {SmaX }}\right)+\left(\mathrm{V}^{+}-V_{\text {OMAX }}\right)\left(V_{\text {OMAXX }} / R_{L}\right)
\end{aligned}
$$

Example: LT1812CS5 at $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$

$$
\begin{aligned}
& P_{\text {DMAX }}=(10 \mathrm{~V})(4.5 \mathrm{~mA})+(2.5 \mathrm{~V})^{2} / 100 \Omega=108 \mathrm{~mW} \\
& \mathrm{~T}_{\text {JMAX }}=70^{\circ} \mathrm{C}+(108 \mathrm{~mW})\left(250^{\circ} \mathrm{C} / \mathrm{W}\right)=97^{\circ} \mathrm{C}
\end{aligned}
$$

## Circuit Operation

The LT1812 circuit topology is a true voltage feedback amplifier that has the slewing behavior of acurrent feedback amplifier. The operation of the circuit can be understood by referring to the Simplified Schematic. The inputs are buffered by complementary NPN and PNPemitter followers that drive a $300 \Omega$ resistor. The inputvoltage appears across
the resistor generating currents that are mirrored into the high impedance node. Complementary followers form an output stage that buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving capacitive loads (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain cross away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that the total phase lag does not exceed 180 degrees (zero phase margin) and the amplifier remains stable. In this way, the LT1812 is stable with up to 1000 pF capacitive loads in unity gain, and even higher capacitive loads in higher closed-loop gain configurations.

## SIMPLIFIGD SCHEMATIC



PACKAGE DESCRIPTION

## S5 Package

5-Lead Plastic TSOT-23
(Reference LTC DWG \# 05-08-1635)


## LT1812

PACKAGE DESCRIPTION

## S6 Package

6-Lead Plastic TSOT-23
(Reference LTC DWG \# 05-08-1636)


1. DIMENSIONS ARE IN MILLIMETERS
2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254 mm
6. JEDEC PACKAGE REFERENCE IS MO-193

S8 Package
8-Lead Plastic Small Outline (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1610)


## LT1812

TYPICAL APPLICATION
Single 5V Supply 10MS/s 12-Bit ADC Buffer


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1360/LT1361/LT1362 | Single/Dual/Quad 50MHz, 800V/us, C-Load ${ }^{\text {TM }}$ Amplifiers | 4mA Supply Current, 1 mV Max $\mathrm{V}_{0 S}, 1 \mu \mathrm{~A} \mathrm{Max} \mathrm{I}_{\mathrm{B}}$ |
| LT1363/LT1364/LT1365 | Single/Dual/Quad 70MHz, 1000V/ $/$ s, C-Load Amplifiers | 50 mA Output Current, 1.5 mV Max $\mathrm{V}_{\text {OS }}, 2 \mu \mathrm{~A} \mathrm{Max} \mathrm{I}_{\mathrm{B}}$ |
| LT1395/LT1396/LT1397 | Single/Dual/Quad 400MHz Current Feedback Amplifiers | 4.6 mA Supply Current, $800 \mathrm{~V} / \mu \mathrm{s}, 80 \mathrm{~mA}$ Output Current |
| LT1806 | 325 MHz , 140V/us Rail-to-Rail I/O Op Amp | Low Noise 3.5nV/ $\sqrt{\mathrm{Hz}}$ |
| LT1809 | 180MHz, 350V/us Rail-to-Rail I/O Op Amp | Low Distortion -90dBc at 5MHz |
| LT1813 | Dual 3mA, 100MHz, 750V/us Operational Amplifier | Dual Version of the LT1812 |

C-Load is a trademark of Linear Technology Corporation.

