LT1912 Switching Regulator

## feATURES

- Wide Input Range: Operation From 3.6V to 36V
- 2A Maximum Output Current
- Adjustable Switching Frequency: 200kHz to 500kHz
- Low Shutdown Current: $I_{Q}<1 \mu A$
- Integrated Boost Diode
- Synchronizable Between 250 kHz to 500 kHz
- Saturating Switch Design: 0.25 $\Omega$ On-Resistance
- 0.790V Feedback Reference Voltage
- Output Voltage: 0.79V to 20V
- Soft-Start Capability
- Small 10-Pin Thermally Enhanced MSOP and (3mm $\times 3 \mathrm{~mm}$ ) DFN Packages


## APPLICATIONS

- Automotive Battery Regulation
- Set-Top Box
- Distributed Supply Regulation
- Industrial Supplies
- Wall Transformer Regulation


## DESCRIPTIOn

The LT® ${ }^{-1912}$ is an adjustable frequency ( 200 kHz to 500 kHz ) monolithic step-down switching regulator that accepts input voltages up to 36 V . A high efficiency $0.25 \Omega$ switch is included on the die along with a boost Schottky diode and the necessary oscillator, control and logic circuitry. Current mode topology is used for fast transient response and good loop stability. The LT1912 allows the use of ceramic capacitors resulting in low output ripple while keeping total solution size to a minimum. The low current shutdown mode reduces input supply current to less than $1 \mu \mathrm{~A}$ while a resistor and capacitor on the RUN/SS pin provide a controlled output voltage ramp (soft-start). The LT1912 is available in 10-pin MSOP and $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN packages with exposed pads for low thermal resistance.

[^0]
## TYPICAL APPLICATION

3.3V Step-Down Converter


Efficiency


## ABSOLUTE MAXIMUM RATINGS <br> (Note 1)

## $V_{I N}$, RUN/SS Voltage <br> BOOST Pin Voltage <br> BOOST Pin Above SW Pin <br> ..... 30 V <br> FB, RT, Vc Voltage <br> .....  5 V <br> BD, SYNC Voltage <br> ..... 30V <br> PIn CONFIGURATIOn

 56 V10-LEAD ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) PLASTIC DFN $\theta_{J A}=45^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=10^{\circ} \mathrm{C} / \mathrm{W}$ EXPOSED PAD (PIN 11) IS GND, MUST BE SOLDERED TO PCB

Operating Junction Temperature Range (Note 2)LT1912E$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Lead Temperature (Soldering, 10 sec )MSE Only$300^{\circ} \mathrm{C}$


EXPOSED PAD (PIN 11) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT1912EDD\#PBF | LT1912EDD\#TRPBF | LDJT | $10-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT1912EMSE\#PBF | LT1912EMSE\#TRPBF | LTDJS | 10 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECRRCALCHARACTERISTAC The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{RUN} / \mathrm{SS}}=10 \mathrm{~V}, \mathrm{~V}_{B 00 S T}=15 \mathrm{~V}, \mathrm{~V}_{B D}=3.3 \mathrm{~V}$ unless otherwise noted. (Note 2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Input Voltage |  | $\bullet$ |  | 3 | 3.6 | V |
| Quiescent Current from V $\mathrm{IN}^{\text {IN }}$ | $V_{\text {RUN/SS }}=0.2 \mathrm{~V}$ <br> $V_{B D}=3 V$, Not Switching <br> $V_{B D}=0$, Not Switching | $\bullet$ |  | $\begin{aligned} & \hline 0.01 \\ & 450 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 600 \\ & 1.7 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ mA |
| Quiescent Current from BD | $V_{\text {RUN/SS }}=0.2 \mathrm{~V}$ <br> $V_{B D}=3 V$, Not Switching <br> $V_{B D}=0$, Not Switching | $\bullet$ |  | $\begin{gathered} 0.01 \\ 0.9 \\ 1 \end{gathered}$ | $\begin{gathered} 0.5 \\ 1.3 \\ 5 \end{gathered}$ | $\mu \mathrm{A}$ mA $\mu \mathrm{A}$ |
| Minimum Bias Voltage (BD Pin) |  |  |  | 2.7 | 3 | V |

ELECTRICAL CHARACTERISTICS The o denotes the speciifications which apply over the tull operating temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=10 \mathrm{~V}, \mathrm{~V}_{\text {RUN/SS }}=10 \mathrm{~V} \mathrm{~V}_{\mathrm{BOOST}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{BD}}=3.3 \mathrm{~V}$ unless otherwise noted. (Note 2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage |  | - | $\begin{aligned} & 780 \\ & 775 \end{aligned}$ | $\begin{aligned} & 790 \\ & 790 \end{aligned}$ | $\begin{aligned} & 800 \\ & 805 \end{aligned}$ | mV mV |
| FB Pin Bias Current (Note 3) | $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=0.4 \mathrm{~V}$ | $\bullet$ |  | 7 | 30 | nA |
| FB Voltage Line Regulation | $4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<36 \mathrm{~V}$ |  |  | 0.002 | 0.01 | \%/V |
| Error Amp gm |  |  |  | 25 |  | $\mu \mathrm{Mho}$ |
| Error Amp Gain |  |  |  | 1000 |  |  |
| $V_{C}$ Source Current |  |  |  | 45 |  | $\mu \mathrm{A}$ |
| $V_{\text {C }}$ Sink Current |  |  |  | 45 |  | $\mu \mathrm{A}$ |
| $V_{C}$ Pin to Switch Current Gain |  |  |  | 3.5 |  | A/V |
| $V_{\text {C }}$ Clamp Voltage |  |  |  | 2 |  | V |
| Switching Frequency | $\mathrm{R}_{\mathrm{T}}=187 \mathrm{k}$ |  | 160 | 200 | 240 | kHz |
| Minimum Switch Off-Time |  | - |  | 60 | 150 | nS |
| Switch Current Limit | Duty Cycle = 5\% |  | 3.2 | 3.7 | 4.2 | A |
| Switch V ${ }_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW }}=2 \mathrm{~A}$ |  |  | 500 |  | mV |
| Boost Schottky Reverse Leakage | $V_{S W}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{BD}}=0 \mathrm{~V}$ |  |  | 0.02 | 2 | $\mu \mathrm{A}$ |
| Minimum Boost Voltage (Note 4) |  | $\bullet$ |  | 1.5 | 2.1 | V |
| BOOST Pin Current | ISW $=1 \mathrm{~A}$ |  |  | 22 | 35 | mA |
| RUN/SS Pin Current | $\mathrm{V}_{\text {RUN/SS }}=2.5 \mathrm{~V}$ |  |  | 5 | 10 | $\mu \mathrm{A}$ |
| RUN/SS Input Voltage High |  |  |  |  | 2.5 | V |
| RUN/SS Input Voltage Low |  |  | 0.2 |  |  | V |
| SYNC Low Threshold |  |  | 0.5 |  |  | V |
| SYNC High Threshold |  |  |  |  | 0.7 | V |
| SYNC Pin Bias Current | $\mathrm{V}_{\text {SYNC }}=0 \mathrm{~V}$ |  |  | 0.1 |  | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT1912E is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating
temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: Bias current flows out of the FB pin.
Note 4: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the switch.

## LT1912

TYPICAL PGRFORMANCE CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}$, unless duterwise noted.








1912 G07

Boost Pin Current


TYPICAL PGRFORMAOC CHARACTERISTICS $T_{A}=25^{\circ}$, unless otherwise noted.


1912609

Soft-Start



Frequency Foldback



Switching Frequency


1912 G12


1912 G15

Error Amp Output Current


TYPICAL PGRFORMANCE CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.


Switching Waveforms;
Continuous Operation

$V_{\text {IN }}=12 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

IOAD
$\mathrm{I}_{\text {LOAD }}=1 \mathrm{~A}$

## PIn functions

BD (Pin 1): This pin connects to the anode of the boost Schottky diode. BD also supplies current to the internal regulator.

BOOST (Pin 2): This pin is used to provide a drive voltage, higherthan the input voltage, to the internal bipolar NPN power switch.
SW (Pin 3): The SW pin is the output of the internal power switch. Connect this pin to the inductor, catch diode and boost capacitor.
$\mathrm{V}_{\mathbf{I N}}$ (Pin 4): The $\mathrm{V}_{\text {IN }}$ pin supplies current to the LT1912's internal regulator and to the internal power switch. This pin must be locally bypassed.
RUN/SS (Pin 5): The RUN/SS pin is used to put the LT1912 in shutdown mode. Tie to ground to shut down the LT1912. Tie to 2.5 V or more for normal operation. If the shutdown feature is not used, tie this pin to the $\mathrm{V}_{\mathrm{IN}}$ pin. RUN/SS also provides a soft-start function; see the Applications Information section.

SYNC (Pin 6): This is the external clock synchronization input. Ground this pin when SYNC function is not used. Tie to a clock source for synchronization. Clock edges should have rise and fall times faster than $1 \mu \mathrm{~s}$. See synchronizing section in Applications Information.
N/C (Pin 7): This pin should be tied to ground.
FB (Pin 8): The LT1912 regulates the FB pin to 0.790 V . Connect the feedback resistor divider tap to this pin.
$V_{C}($ Pin 9$)$ : The $V_{C}$ pin is the output of the internal error amplifier. The voltage on this pin controls the peak switch current. Tie an RC network from this pin to ground to compensate the control loop.
$\mathbf{R}_{\mathbf{T}}$ (Pin 10): Oscillator Resistor Input. Connecting a resistor to ground from this pin sets the switching frequency.
GND (Exposed Pad Pin 11): Ground. The exposed pad must be soldered to PCB.

## BLOCK DIAGRAM



## LT1912

## OPERATION

The LT1912 is a constant frequency, current mode stepdown regulator. An oscillator, with frequency set by $\mathrm{R}_{\mathrm{T}}$, enables an RS flip-flop, turning on the internal power switch. An amplifier and comparator monitor the current flowing between the $\mathrm{V}_{\text {IN }}$ and SW pins, turning the switch off when this current reaches a level determined by the voltage at $V_{C}$. An error amplifier measures the output voltage through an external resistor divider tied to the FB pin and servos the $\mathrm{V}_{\mathrm{C}}$ pin. If the error amplifier's output increases, more current is delivered to the output; if it decreases, less current is delivered. An active clamp on the $V_{C}$ pin provides current limit. The $V_{C}$ pin is also clamped to the voltage on the RUN/SS pin; soft-start is implemented by generating a voltage ramp at the RUN/SS pin using an external resistor and capacitor.
An internal regulator provides power to the control circuitry. The bias regulator normally draws power from the $\mathrm{V}_{\text {IN }}$ pin,
but if the BD pin is connected to an external voltage higher than 3 V bias power will be drawn from the external source (typically the regulated output voltage). This improves efficiency. The RUN/SS pin is used to place the LT1912 in shutdown, disconnecting the output and reducing the input current to less than $1 \mu \mathrm{~A}$.
The switch driver operates from either the input or from the BOOST pin. An external capacitor and diode are used to generate a voltage at the BOOST pin that is higher than the input supply. This allows the driver to fully saturate the internal bipolar NPN power switch for efficient operation.
The oscillator reduces the LT1912's operating frequency when the voltage at the FB pin is low. This frequency foldback helps to control the output current during startup and overload.

## APPLICATIONS INFORMATION

## FB Resistor Network

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the $1 \%$ resistors according to:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{\text {OUT }}}{0.79 \mathrm{~V}}-1\right)
$$

Reference designators refer to the Block Diagram.

## Setting the Switching Frequency

The LT1912 uses a constant frequency PWM architecture that can be programmed to switch from 200 kHz to 500 kHz by using a resistor tied from the $\mathrm{R}_{\top}$ pin to ground. A table showing the necessary $R_{T}$ value for a desired switching frequency is in Figure 1.

| SWITCHING FREQUENCY (kHz) | $\mathbf{R}_{\mathbf{T}}$ VALUE $(\mathbf{k} \boldsymbol{\Omega})$ |
| :---: | :---: |
| 200 | 187 |
| 300 | 121 |
| 400 | 88.7 |
| 500 | 68.1 |

Figure 1. Switching Frequency vs $\mathrm{R}_{\mathrm{T}}$ Value

## Operating Frequency Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size, minimum dropout voltage, and maximum input voltage. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The disadvantages are lower efficiency, lower maximum input voltage, and higher dropout voltage. The highest acceptable switching frequency ( $\mathrm{f}_{\text {SW(MAX) }}$ ) for a given application can be calculated as follows:

$$
f_{S W(\text { MAX })}=\frac{V_{D}+V_{\text {OUT }}}{t_{\text {ON(MIN) }}\left(V_{D}+V_{I N}-V_{S W}\right)}
$$

where $\mathrm{V}_{\text {IN }}$ is the typical input voltage, $\mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{V}_{\mathrm{D}}$ is the catch diode drop $(\sim 0.5 \mathrm{~V})$ and $\mathrm{V}_{S W}$ is the internal switch drop ( $\sim 0.5 \mathrm{~V}$ at max load). This equation shows that slower switching frequency is necessary to safely accommodate high $\mathrm{V}_{\text {IN }} / V_{\text {OUT }}$ ratio. Also, as shown in the next section, lower frequency allows a lowerdropout voltage. The reason input voltage range depends on the
switching frequency is because the LT1912 switch has finite minimum on and off times. The switch can turn on for a minimum of $\sim 150 \mathrm{~ns}$ and turn off for a minimum of $\sim 150 \mathrm{~ns}$. Typical minimum on time at $25^{\circ} \mathrm{C}$ is 80 ns . This means that the minimum and maximum duty cycles are:

$$
\begin{aligned}
& \mathrm{DC}_{\mathrm{MIN}}=\mathrm{f}_{\mathrm{SW}} \mathrm{t}_{\mathrm{ON}(\mathrm{MIN})} \\
& \mathrm{DC}_{\mathrm{MAX}}=1-\mathrm{f}_{\mathrm{SW}} \mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}
\end{aligned}
$$

where $\mathrm{f}_{\mathrm{Sw}}$ is the switching frequency, the $\mathrm{t}_{\mathrm{ON}(\text { MII })}$ is the minimum switch on time ( $\sim 150 \mathrm{~ns}$ ), and the $\mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}$ is the minimum switch off time ( $\sim 150 \mathrm{~ns}$ ). These equations show that duty cycle range increases when switching frequency is decreased.

A good choice of switching frequency should allow adequate input voltage range (see next section) and keep the inductor and capacitor values small.

## Input Voltage Range

The maximum input voltage for LT1912 applications depends on switching frequency, the Absolute Maximum Ratings of the $\mathrm{V}_{\text {IN }}$ and BOOST pins, and the operating mode.
While the output is in start-up, short-circuit, or other overload conditions, the switching frequency should be chosen according to the following equation.

$$
V_{\text {IN(MII })}=\frac{V_{\text {OUT }}+V_{D}}{1-f_{S W} t_{\text {OFF }(\text { MIN })}}-V_{D}+V_{S W}
$$

where $\mathrm{V}_{\text {IN(MAX) }}$ is the maximum operating input voltage, $V_{\text {OUT }}$ is the output voltage, $V_{D}$ is the catch diode drop $(\sim 0.5 \mathrm{~V}), \mathrm{V}_{S W}$ is the internal switch drop ( $\sim 0.5 \mathrm{~V}$ at max load), $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency (set by $\mathrm{R}_{\mathrm{T}}$ ), and $t_{0 N(M I N)}$ is the minimum switch ontime ( $\sim 150 \mathrm{~ns}$ ). Note that a higher switching frequency will depress the maximum operating input voltage. Conversely, a lower switching frequency will be necessary to achieve safe operation at high input voltages.

If the output is in regulation and no short-circuit, startup, or overload events are expected, then input voltage transients of up to 36 V are acceptable regardless of the switching frequency. In this mode, the LT1912 may enter

## APPLICATIONS INFORMATION

pulse-skipping operation where some switching pulses are skipped to maintain output regulation. In this mode the output voltage ripple and inductor current ripple will be higher than in normal operation.
The minimum input voltage is determined by either the LT1912's minimum operating voltage of $\sim 3.6 \mathrm{~V}$ or by its maximum duty cycle (see equation in previous section). The minimum input voltage due to duty cycle is:

$$
V_{\mathbb{N}(\text { MAX })}=\frac{V_{\text {OUT }}+V_{D}}{f_{S W} t_{\text {ON(MIN })}}-V_{D}+V_{S W}
$$

where $\mathrm{V}_{\text {IN(MIN })}$ is the minimum input voltage, and $\mathrm{t}_{0 \mathrm{FF}(\mathrm{MIN})}$ is the minimum switch off time (150ns). Note that higher switching frequency will increase the minimum input voltage. If a lower dropout voltage is desired, a lower switching frequency should be used.

## Inductor Selection

For a given input and output voltage, the inductor value and switching frequency will determine the ripple current. The ripple current $\Delta I_{\text {L }}$ increases with higher $V_{\text {IN }}$ or $V_{\text {OUT }}$ and decreases with higher inductance and faster switching frequency. A reasonable starting point for selecting the ripple current is:

$$
\Delta l_{\mathrm{L}}=0.4\left(\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}\right)
$$

where $I_{\text {OUT(MAX) }}$ is the maximum output load current. To guarantee sufficient output current, peak inductor current must be lower than the LT1912's switch current limit (ILIM). The peak inductor current is:

$$
I_{\text {L(PEAK })}=I_{\text {OUT }(M A X)}+\Delta I_{L} / 2
$$

where $I_{\text {L(PEAK })}$ is the peak inductor current, $I_{\text {OUT(MAX) }}$ is the maximum output load current, and $\Delta L_{L}$ is the inductor ripple current. The LT1912's switch current limit (lıIM) is at least 3.5 A at low duty cycles and decreases linearly to 2.5 A at $\mathrm{DC}=0.8$. The maximum output current is a function of the inductor ripple current:

$$
\mathrm{I}_{\text {OUT(MAX) }}=\mathrm{I}_{\text {LIM }}-\Delta \mathrm{I}_{\mathrm{L}} / 2
$$

Be sure to pick an inductor ripple current that provides sufficient maximum output current (IOUT(MAX)).

The largest inductor ripple current occurs at the highest $\mathrm{V}_{\mathrm{IN}}$. To guarantee that the ripple current stays below the specified maximum, the inductor value should be chosen according to the following equation:

$$
\mathrm{L}=\left(\frac{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}}{\mathrm{f}_{\mathrm{SW}} \Delta \mathrm{I}_{\mathrm{L}}}\right)\left(1-\frac{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}}{\mathrm{~V}_{\text {N(MAX) }}}\right)
$$

where $V_{D}$ is the voltage drop of the catch diode $(\sim 0.4 \mathrm{~V})$, $\mathrm{V}_{\text {IN(MAX) }}$ is the maximum input voltage, $\mathrm{V}_{\text {OUT }}$ is the output voltage, $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency (set by $\mathrm{R}_{\mathrm{T}}$ ), and L is in the inductor value.
The inductor's RMS current rating must be greater than the maximum load current and its saturation current should be about $30 \%$ higher. For robust operation in fault conditions (start-up or short circuit) and high input voltage (>30V), the saturation current should be above 3.5A. To keep the efficiency high, the series resistance (DCR) should be less than $0.1 \Omega$, and the core material should be intended for high frequency applications. Table 1 lists several vendors and suitable types.
Table 1. Inductor Vendors

| VENDOR | URL | PART SERIES | TYPE |
| :--- | :--- | :--- | :--- |
| Murata | www.murata.com | LQH55D | Open |
| TDK | www.componenttdk.com | SLF7045 | Shielded |
|  |  | SLF10145 | Shielded |
| Toko | www.toko.com | D62CB | Shielded |
|  |  | D63CB | Shielded |
|  |  | D75C | Shielded |
|  |  | D75F | Open |
| Sumida | www.sumida.com | CR54 | Open |
|  |  | CDRH74 | Shielded |
|  |  | CDRH6D38 | Shielded |
|  |  | CR75 | Open |

Of course, such a simple design guide will not always result in the optimum inductor for your application. A larger value inductor provides a slightly higher maximum load current and will reduce the output voltage ripple. If your load is lower than 2 A , then you can decrease the value of the inductor and operate with higher ripple current. This allows you to use a physically smaller inductor, or one

## APPLICATIONS IIFORMATION

with a lower DCR resulting in higher efficiency. There are several graphs in the Typical Performance Characteristics section of this data sheet that show the maximum load current as a function of input voltage and inductor value for several popular output voltages. Low inductance may result in discontinuous mode operation, which is okay but further reduces maximum load current. For details of maximum output current and discontinuous mode operation, see Linear Technology Application Note 44. Finally, for duty cycles greater than $50 \%\left(V_{O U T} / V_{I N}>0.5\right)$, there is a minimum inductance required to avoid subharmonic oscillations. See AN19.

## Input Capacitor

Bypass the input of the LT1912 circuit with a ceramic capacitor of X7R or X5R type. Y5V types have poor performance over temperature and applied voltage, and should not be used. A $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ ceramic capacitor is adequate to bypass the LT1912 and will easily handle the ripple current. Note that larger input capacitance is required when a lower switching frequency is used. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a lower performance electrolytic capacitor.

Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT1912 and to force this very high frequency switching current into a tight local loop, minimizing EMI. A $4.7 \mu \mathrm{~F}$ capacitor is capable of this task, but only if it is placed close to the LT1912 and the catch diode (see the PCB Layout section). A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT1912. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT1912 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT1912's voltage rating. This situation is easily avoided (see the Hot Plugging Safely section).

## Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT1912 to produce the DC output. In this role it determines the output ripple, and low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT1912's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. A good starting value is:

$$
C_{\text {OUT }}=\frac{100}{V_{\text {OUT }} \mathrm{f}_{\mathrm{SW}}}
$$

where $\mathrm{f}_{\mathrm{Sw}}$ is in MHz , and $\mathrm{C}_{\text {OUT }}$ is the recommended output capacitance in $\mu \mathrm{F}$. Use X5R or X7R types. This choice will provide low output ripple and good transient response. Transient performance can be improved with a higher value capacitor if the compensation network is also adjusted to maintain the loop bandwidth. A lower value of output capacitor can be used to save space and cost but transient performance will suffer. See the Frequency Compensation section to choose an appropriate compensation network.
When choosing a capacitor, look carefully through the data sheet to find out what the actual capacitance is under operating conditions (applied voltage and temperature). A physically larger capacitor, or one with a higher voltage rating, may be required. High performance tantalum or electrolytic capacitors can be used for the output capacitor. Low ESR is important, so choose one that is intended for use in switching regulators. The ESR should be specified by the supplier, and should be $0.05 \Omega$ or less. Such a capacitor will be larger than a ceramic capacitor and will have a larger capacitance, because the capacitor must be large to achieve low ESR. Table 2 lists several capacitor vendors.

## APPLICATIONS INFORMATION

Table 2. Capacitor Vendors

| VENDOR | PHONE | URL | PART SERIES | COMMANDS |
| :---: | :---: | :---: | :---: | :---: |
| Panasonic | (714) 373-7366 | www.panasonic.com | Ceramic, <br> Polymer, <br> Tantalum | EEF Series |
| Kemet | (864) 963-6300 | www.kemet.com | Ceramic, Tantalum | T494, T495 |
| Sanyo | (408) 749-9714 | www.sanyovideo.com | Ceramic, <br> Polymer, <br> Tantalum | POSCAP |
| Murata | (408) 436-1300 | www.murata.com | Ceramic |  |
| AVX |  | www.avxcorp.com | Ceramic, Tantalum | TPS Series |
| Taiyo Yuden | (864) 963-6300 | www.taiyo-yuden.com | Ceramic |  |

## Catch Diode

The catch diode conducts current only during switch off time. Average forward current in normal operation can be calculated from:

$$
I_{D(A V G)}=I_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right) N_{\text {IN }}
$$

where $\mathrm{I}_{\text {OUT }}$ is the output load current. The only reason to consider a diode with a larger current rating than necessary for nominal operation is for the worst-case condition of shorted output. The diode current will then increase to the typical peak switch current. Peak reverse voltage is equal to the regulator input voltage. Use a Schottky diode with a reverse voltage rating greater than the input voltage. Table 3 lists several Schottky diodes and their manufacturers.

Table 3. Diode Vendors

| PART NUMBER | $\mathbf{V}_{\mathrm{R}}$ <br> $(\mathbf{V})$ | $\mathbf{I}_{\text {AVE }}$ <br> $(\mathbf{A})$ | $\mathbf{V}_{\mathrm{F}}$ AT 1A <br> $(\mathbf{m V})$ | $\mathbf{V}_{\mathrm{F}}$ AT 2A <br> $(\mathbf{m V})$ |
| :--- | :---: | :---: | :---: | :---: |
| On Semicnductor |  |  |  |  |
| MBRM120E | 20 | 1 | 530 | 595 |
| MBRM140 | 40 | 1 | 550 |  |
| Diodes Inc. |  |  |  |  |
| B220 | 20 | 2 |  | 500 |
| B230 | 30 | 2 |  | 500 |
| DFLS240L | 40 | 2 |  | 500 |
| International Rectifier |  |  |  |  |
| 10BQ030 | 30 | 1 | 420 | 470 |
| 20BQ030 | 30 | 2 |  | 470 |

## Ceramic Capacitors

A precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LT1912. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT1912 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT1912's rating. This situation is easily avoided (see the Hot Plugging Safely section).

## Frequency Compensation

The LT1912 uses current mode control to regulate the output. This simplifies loop compensation. In particular, the LT1912 does not require the ESR of the output capacitor for stability, so you are free to use ceramic capacitors to achieve low output ripple and small circuitsize. Frequency compensation is provided by the components tied to the $\mathrm{V}_{\mathrm{c}}$ pin, as shown in Figure 2. Generally a capacitor ( $\mathrm{C}_{\mathrm{c}}$ ) and a resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ in series to ground are used. In addition, there may be lower value capacitor in parallel. This capacitor $\left(\mathrm{C}_{\mathrm{F}}\right)$ is not part of the loop compensation but is used to filter noise at the switching frequency, and is required only if a phase-lead capacitor is used or if the output capacitor has high ESR.
Loop compensation determines the stability and transient performance. Designing the compensation network is abit complicated and the best values depend on the application

## APPLICATIONS INFORMATION

and in particular the type of output capacitor. A practical approach is to start with one of the circuits in this data sheet that is similar to your application and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature. The LT1375 data sheet contains a more thorough discussion of loop compensation and describes how to test the stability using a transient load. Figure 2 shows an equivalent circuit for the LT1912 control loop. The error amplifier is a transconductance amplifier with finite output impedance. The power section, consisting of the modulator, power switch and inductor, is modeled as a transconductance amplifier generating an output current proportional to the voltage at the $V_{C}$ pin. Note that the output capacitor integrates this current, and that the capacitor on the $V_{C}$ pin $\left(\mathrm{C}_{\mathrm{C}}\right)$ integrates the error amplifier output current, resulting in two poles in the loop. In most cases a zero is required and comes from either the output capacitor ESR or from a resistor $R_{C}$ in series with $C_{C}$. This simple model works well as long as the value of the inductor is not too high and the loop crossover frequency is much lower than the switching frequency. A phase lead capacitor ( $\mathrm{C}_{\mathrm{PL}}$ ) across the feedback divider may improve the transient response. Figure 3 shows the transient response whenthe load current is stepped from 500 mA to 1500 mA and back to 500 mA .

## BOOST and BIAS Pin Considerations

Capacitor C3 and the internal boost Schottky diode (see the Block Diagram) are used to generate a boost voltage that is higher than the input voltage. In most cases a $0.22 \mu \mathrm{~F}$ capacitor will work well. Figure 2 shows three ways to arrange the boost circuit. The BOOST pin must be more than 2.3 V above the SW pin for best efficiency. For outputs of 3 V and above, the standard circuit (Figure 4a) is best. For outputs between 2.8 V and 3 V , use a $1 \mu \mathrm{~F}$ boost capacitor. A 2.5V output presents a special case because it is marginally adequate to support the boosted drive stage while using the internal boost diode. For reliable BOOST pin operation with 2.5 V outputs use a good external Schottky diode (such as the ON Semi MBR0540), and a $1 \mu \mathrm{~F}$ boost capacitor (see Figure 4b). For lower output voltages the boost diode can be tied to the input (Figure 4c), or to another supply greater than 2.8 V . Tying BD to $\mathrm{V}_{\text {IN }}$ reduces
the maximum input voltage to 30 V . The circuit in Figure 4a is more efficient because the BOOST pin current and BD pin quiescent current comes from a lower voltage source. You must also be sure that the maximum voltage ratings of the BOOST and BD pins are not exceeded.

The minimum operating voltage of an LT1912 application is limited by the minimum input voltage (3.6V) and by the maximum duty cycle as outlined in a previous section. For proper startup, the minimum input voltage is also limited by the boost circuit. If the input voltage is ramped slowly, then the boost capacitor may not be fully charged. Because


Figure 2. Model for Loop Response


Figure 3. Transient Load Response of the LT1912 Front Page Application as the Load Current is Stepped from 500 mA to 1500 mA . $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

## APPLICATIONS InFORMATION

the boost capacitor is charged with the energy stored in the inductor, the circuit will rely on some minimum load current to get the boost circuit running properly. This minimum load will depend on input and output voltages, and on the arrangement of the boost circuit. The minimum load generally goes to zero once the circuit has started. Figure 5 shows a plot of minimum load to start and to run as a function of input voltage. In many cases the discharged output capacitor will present a load to the switcher, which will allow it to start. The plots show the worst-case situation where $\mathrm{V}_{\text {IN }}$ is ramping very slowly. For lower start-up voltage, the boost diode can be tied to $V_{\operatorname{IN}}$; however, this restricts the input range to one-half of the absolute maximum rating of the BOOST pin.
At light loads, the inductor current becomes discontinuous and the effective duty cycle can be very high. This reduces the minimum input voltage to approximately 300 mV above $\mathrm{V}_{\text {OUT }}$. At higher load currents, the inductor current is continuous and the duty cycle is limited by the maximum duty cycle of the LT1912, requiring a higher input voltage to maintain regulation.

## Soft-Start

The RUN/SS pin can be used to soft-start the LT1912, reducing the maximum input current during start-up. The RUN/SS pin is driven through an external RC filter to create a voltage ramp at this pin. Figure 6 shows the startup and shutdown waveforms with the soft-start circuit. By choosing a large RC time constant, the peak start-up current can be reduced to the current that is required to regulate the output, with no overshoot. Choose the value of the resistor so that it can supply $20 \mu \mathrm{~A}$ when the RUN/ SS pin reaches 2.5 V .

## Synchronization

Synchronizing the LT1912 oscillator to an external frequency can be done by connecting a square wave (with $20 \%$ to $80 \%$ duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.3 V and peaks that are above 0.8 V (up to 6 V ).
The LT1912 may be synchronized over a 250 kHz to 500 kHz range. The $\mathrm{R}_{\top}$ resistor should be chosen to set the LT1912 switching frequency 20\% below the lowest synchronization

(4a) For $\mathrm{V}_{\text {OUT }}>2.8 \mathrm{~V}$

(4b) For 2.5 V < $\mathrm{V}_{\text {OUT }}<2.8 \mathrm{~V}$

(4c) For $\mathrm{V}_{\text {OUT }}<2.5 \mathrm{~V}$; $\mathrm{V}_{\text {IN(MAX }}=30 \mathrm{~V}$
Figure 4. Three Circuits For Generating The Boost Voltage
input. For example, if the synchronization signal will be 250 kHz and higher, the $\mathrm{R}_{\top}$ should be chosen for 200 kHz . To assure reliable and safe operation the LT1912 will only synchronize when the output voltage is near regulation. It is therefore necessary to choose a large enough inductor value to supply the required outputcurrentat the frequency set by the $\mathrm{R}_{\mathrm{T}}$ resistor. See Inductor Selection section. It is also important to note that slope compensation is set by the $R_{T}$ value: When the sync frequency is much higher than the one set by $R_{T}$, the slope compensation will be significantly reduced which may require a larger inductor value to prevent subharmonic oscillation.

## APPLICATIONS INFORMATION



Figure 5. The Minimum Input Voltage Depends on Output Voltage, Load Current and Boost Circuit

## Shorted and Reversed Input Protection

If the inductor is chosen so that it won't saturate excessively, an LT1912 buck regulator will tolerate a shorted output. There is another situation to consider in systems where the output will be held high when the input to the LT1912 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode OR-ed with the LT1912's output. If the $\mathrm{V}_{\text {IN }}$ pin is allowed to float and the RUN/SS pin is held high (either by a logic signal or because it is tied to $\mathrm{V}_{\mathrm{IN}}$ ), then the LT1912's internal circuitry will pull its quiescent current through its SW pin. This is fine if your system can tolerate a few mA in this state. If you ground the RUN/SS pin, the SW pin current will drop to essentially zero. However, if the $\mathrm{V}_{\text {IN }}$ pin is grounded while the output is held high, then parasitic diodes inside the LT1912 can pull large currents from the output through


Figure 6. To Soft-Start the LT1912, Add a Resisitor and Capacitor to the RUN/SS Pin


Figure 7. Diode D4 Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The LT1912 Runs Only When the Input is Present
the SW pin and the $\mathrm{V}_{\mathrm{IN}}$ pin. Figure 7 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input.

## PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 8 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT1912's $\mathrm{V}_{\text {IN }}$ and SW pins, the catch diode (D1) and the input capacitor (C1). The loop formed by these components should be as small as possible. These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane below these components.

## APPLICATIONS InFORMATION

The SW and BOOST nodes should be as small as possible. Finally, keep the FB and $\mathrm{V}_{C}$ nodes small so that the ground traces will shield them from the SW and BOOST nodes. The exposed pad on the bottom of the package must be soldered to ground so that the pad acts as a heat sink. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT1912 to additional ground planes within the circuit board and on the bottom side.

## Hot Plugging Safely

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LT1912 circuits. However, these capacitors can cause problems if the LT1912 is plugged into a live supply (see Linear Technology Application Note 88 for a complete discussion). The low loss ceramic capacitor, combined with stray inductance in series with the power source, forms an under damped tank circuit, and the voltage at the $\mathrm{V}_{\text {IN }}$ pin of the LT1912 can ring to twice the nominal input voltage, possibly exceeding the LT1912's rating and damaging the part. If the input supply is poorly controlled or the user will be plugging the LT1912 into an energized supply, the input network should be designed to prevent this overshoot. Figure 9 shows the waveforms that result when an LT1912 circuit is connected to a 24 V supply through six feet of 24 -gauge twisted pair. The first plot is the response with a $4.7 \mu \mathrm{~F}$ ceramic capacitor at the input. The input voltage rings as high as 50 V and the input current peaks at 26A. A good solution is shown in Figure 9 b . $\mathrm{A} 0.7 \Omega$ resistor is added in series with the input to eliminate the voltage overshoot (it also reduces the peak input current). A $0.1 \mu \mathrm{~F}$ capacitor improves high frequency filtering. For high input voltages its impact on efficiency is minor, reducing efficiency by 1.5 percent for a 5 V output at full load operating from 24 V .


Figure 8. A Good PCB Layout Ensures Proper, Low EMI Operation

## High Temperature Considerations

The PCB must provide heat sinking to keep the LT1912 cool. The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread the heat dissipated by the LT1912. Place additional vias can reduce thermal resistance further. With these steps, the thermal resistance from die (or junction) to ambient can be reduced to $\theta_{\mathrm{JA}}=35^{\circ} \mathrm{C} / \mathrm{W}$ or less. With 100 LFPM airflow, this resistance can fall by another $25 \%$. Further increases in airflow will lead to lower thermal resistance. Because of the large output current capability of the LT1912, it is possible to dissipate enough heat to raise the junction temperature beyond the absolute maximum of

## APPLICATIONS INFORMATION

$125^{\circ} \mathrm{C}$. When operating at high ambient temperatures, the maximum load current should be derated as the ambient temperature approaches $125^{\circ} \mathrm{C}$.

Power dissipation within the LT1912 can be estimated by calculating the total power loss from an efficiency measurement and subtracting the catch diode loss and inductor loss. The die temperature is calculated by multiplying the LT1912 power dissipation by the thermal resistance from junction to ambient.

## Other Linear Technology Publications

Application Notes 19, 35 and 44 contain more detailed descriptions and design information for buck regulators and other switching regulators. The LT1376 data sheet has a more extensive discussion of output ripple, loop compensation and stability testing. Design Note 100 shows how to generate a bipolar output supply using a buck regulator.


Figure 9. A Well Chosen Input Network Prevents Input Voltage Overshoot and Ensures Reliable Operation when the LT1912 is Connected to a Live Supply

TYPICAL APPLICATIONS

3.3V Step-Down Converter


## TYPICAL APPLICATIONS



TYPICAL APPLICATIONS
12V Step-Down Converter

1.8V Step-Down Converter


PACKAGE DESCRIPTION

## DD Package

10-Lead Plastic DFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1699 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
4. EXPOSED PAD SHALL BE SOLDER PLATED
5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
www.BDTIC.com/Linear

## PACKAGE DESCRIPTION

## MSE Package

10-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1664 Rev G)


## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: | :---: |
| $A$ | $11 / 10$ | Changed units to mA for Quiescent Current from $\mathrm{V}_{\text {IN }}$ for $\mathrm{V}_{\mathrm{BD}}=0$, Not Switching in Electrical Characteristics | 2 |

### 1.2V Step-Down Converter



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1933 | 500 mA (Iout), 500 kHz Step-Down Switching Regulator in SOT-23 | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V} \text { to } 36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.6 \mathrm{~mA}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A} \text {, ThinSOT } \\ & \text { Package } \end{aligned}$ |
| LT3437 | 60V, 400mA (Iout), Micropower Step-Down DC/DC Converter with Burst Mode | $\mathrm{V}_{\text {IN }}: 3.3 \mathrm{~V}$ to $80 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MII })}=1.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, 10 -Pin $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 16-Pin TSSOP Packages |
| LT1936 | 36V, 1.4A (I ${ }_{\text {Out }}$ ), 500kHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}, \mathrm{MS8E}$ Package |
| LT3493 | 36V, 1.2A (Iout), 750kHz High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, 6 -Pin $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Package |
| LT1976/LT1977 | 60V, 1.2A (I Out), 200kHz/500kHz, High Efficiency Step-Down DC/DC Converter with Burst Mode ${ }^{\circledR}$ Operation | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 3.3 \mathrm{~V} \text { to } 60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}, \\ & 16 \text {-Pin TSSOP Package } \end{aligned}$ |
| LT1767 | 25V, 1.2A (Iout), 1.1MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3 \mathrm{~V}$ to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1 \mathrm{~mA}, \mathrm{I}_{\text {SD }}<6 \mu \mathrm{~A}, \mathrm{MS} 8 \mathrm{E}$ Package |
| LT1940 | Dual 25V, 1.4A (Iout), 1.1MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIIN }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3.8 \mathrm{~mA}, \mathrm{I}_{\text {SD }}<30 \mu \mathrm{~A}$, 16-Pin TSSOP Package |
| LT1766 | 60V, 1.2A (lout), 200kHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 5.5 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}=25 \mu \mathrm{~A}$, 16-Pin TSSOP Package |
| LT3434/LT3435 | 60V, 2.4 A (I IOUT), 200/500kHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 3.3 \mathrm{~V} \text { to } 60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}, \\ & 16 \text {-Pin TSSOP Package } \end{aligned}$ |
| LT3480 | 38V, 2A (Iout), 2.4MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $38 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=0.79 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=70 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $10-\mathrm{Pin} 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 10-Pin MSOP Packages |
| LT3481 | 36V, 2A (Iout), 2.8MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $34 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.26 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=50 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $10-$ Pin $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 10 -Pin MSOP Packages |
| LT3684 | 36V, 2A (Iout), 2.8MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V}$ to $34 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=1.26 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $10-\mathrm{Pin} 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and 10-Pin MSOP Packages |
| LT3685 | 38V, 2A(I Out $^{\prime}$ 2.4MHz Step-Down DC/DC Converter with 60V Transient Protection | $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $38 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.79 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=450 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN, MSOP-10 Packages |


[^0]:    © , LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

