LTC1875

## $15 \mu \mathrm{~A}$ Quiescent Current 1.5A Monolithic Synchronous Step-Down Regulator

## feATURES

- High Efficiency: Up to 95\%
- Low Quiescent Current: Only $15 \mu$ A with No Load
- 550kHz Constant Frequency Operation
- 2.65 V to 6 V Input Voltage Range
- $\mathrm{V}_{\text {OUt }}$ from 0.8 V to $\mathrm{V}_{\text {IN }}$, $\mathrm{I}_{\text {OUt }}$ to 1.5 A
- True PLL Frequency Locking from 350kHz to 750 kHz
- Power Good Output Voltage Monitor
- Low Dropout Operation: 100\% Duty Cycle
- Burst Mode ${ }^{\circledast}$ or Pulse Skipping Operation
- Current Mode Operation for Excellent Line and Load Transient Response
- Shutdown Mode Draws <1 $\mu \mathrm{A}$ Supply Current
- $\pm 2 \%$ Output Voltage Accuracy
- Overcurrent and Overtemperature Protected
- Available in 16-Lead SSOP Package


## APPLICATIONS

- Portable Computers
- Portable Instruments
- Wireless Modems


## DESCRIPTIOn

The LTC ${ }^{\circledR} 1875$ is a high efficiency 1.5 A monolithic synchronous buck regulator using a constant frequency, current mode architecture. Operating supply current is only $15 \mu \mathrm{~A}$ with no load and drops to $<1 \mu \mathrm{~A}$ in shutdown. The input supply voltage range of 2.65 V to 6 V makes the LTC1875 ideally suited for single Li-Ion battery-powered applications. 100\% duty cycle provides low dropout operation, extending battery life in portable systems.
The switching frequency is internally set to 550 kHz , allowing the use of small surface mount inductors and capacitors. For noise sensitive applications, the LTC1875 can be externally synchronized from 350 kHz to 750 kHz . Burst Mode operation is inhibited during synchronization or when the SYNC/MODE pin is pulled Iow.

The internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode. Low output voltages are easily supported with a 0.8 V feedback reference voltage. The LTC1875 is available in a 16-lead SSOP package.

[^0]
## TYPICAL APPLICATION


$\mathrm{C}_{\text {In: }}$ : TAIYO YUDEN CERAMIC JMK325BJ226MM
COUT: SANYO POSCAP 6TPA47M
L1: TOKO 646CY-6R8M
*V $\mathrm{V}_{\text {OUT }}$ CONNECTED TO $\mathrm{V}_{\text {IN }}$ (MINUS SWITCH AND L1 VOLTAGE DROP) FOR $2.65 \mathrm{~V}<\mathrm{V}_{\text {IN }}<3.3 \mathrm{~V}$

Efficiency vs Output Load Current


## ABSOLUTG MAXIMUM RATINGS

(Note 1)
Input Supply Voltage $\qquad$ -0.3 V to 7 V
$I_{\text {Th }}$, PLL_LPF Voltages -0.3 V to 2.7 V
RUN/SS, VFB Voltages
S ...
$\qquad$ -0.3 V to $\mathrm{V}_{\mathrm{IN}}$
SYNC/MODE Voltage
$\qquad$ -0.3 V to $\mathrm{V}_{\text {IN }}$
(VPVIN - V ${ }_{\text {SWP }}$ ) Voltage .............................. -0.3 V to 7 V
VSWN Voltage ............................................ -0.3 V to 7 V
P-Channel Switch Source Current (DC) .................... 2A
N-Channel Switch Sink Current (DC) ........................ 2A
Peak Switching Sink and Source Current ................. 3A
Operating Ambient Temperature Range (Note 2)
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Junction Temperature (Note 3, 6) ........................ $125^{\circ} \mathrm{C}$
Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDGR INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
| SGND 1 1 16 PLL_LPF |  |
| RUN/SS 2 退 15 SYNC/MODE | LTC1875EGN |
| $\mathrm{V}_{\mathrm{FB}} 3$ |  |
| $\mathrm{I}_{\text {TH }} 4$ |  |
| SWP1 5 5 12 SWP2 |  |
| SWN1 6 11 SWN2 | GN PART |
| PGND1 7 7 10 PGND2 | MARKING |
| $\mathrm{PV}_{1 N 1} 8 \square \mathrm{PV}^{8}$ | 1875 |
| GN PACKAGE <br> 16-LEAD PLASTIC SSOP | 1875 |
| $\mathrm{T}_{\text {JMAX }}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=110^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=40^{\circ} \mathrm{C} / \mathrm{W}$ |  |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS

The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{I N}=3.6 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IVFB | Feedback Current | (Note 4) | $\bullet$ |  | 8 | 60 | nA |
| $V_{\text {FB }}$ | Regulated Output Voltage | (Note 4) $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ <br> (Note 4) $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | $\bullet$ | $\begin{aligned} & 0.784 \\ & 0.740 \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 0.80 \end{aligned}$ | $\begin{aligned} & 0.816 \\ & 0.840 \end{aligned}$ | V |
| $\Delta \mathrm{V}_{\text {OVL }}$ | Overvoltage Trip Limit with Respect to $\mathrm{V}_{\text {FB }}$ | $\Delta \mathrm{V}_{\text {OVL }}=\mathrm{V}_{\text {OVL }}-\mathrm{V}_{\text {FB }}$ | $\bullet$ | 20 | 60 | 110 | mV |
| $\Delta \mathrm{V}_{\text {UVL }}$ | Undervoltage Trip Limit with Respect to $\mathrm{V}_{\text {FB }}$ | $\Delta V_{U V L}=V_{\text {FB }}-V_{U V L}$ | $\bullet$ | 20 | 60 | 110 | mV |
| $\Delta V_{\text {FB }} / V_{\text {FB }}$ | Reference Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=2.65 \mathrm{~V}$ to 6V (Note 4) |  |  | 0.05 | 0.25 | \%/V |
| VLOADREG | Output Voltage Load Regulation | Measured in Servo Loop, $\mathrm{V}_{\text {ITH }}=0.9 \mathrm{~V}$ to 1.2 V <br> Measured in Servo Loop, V ITH $=1.6 \mathrm{~V}$ to 1.2 V | $\bullet$ |  | $\begin{array}{r} 0.1 \\ -0.1 \end{array}$ | $\begin{array}{r} 0.6 \\ -0.6 \end{array}$ | \% |
| VIN | Input Voltage Range |  | $\bullet$ | 2.65 |  | 6 | V |
| $\mathrm{I}_{Q}$ | Input DC Bias Current Pulse Skipping Mode Burst Mode Operation Shutdown | $\begin{aligned} & \text { (Note 5) } \\ & 2.65 \mathrm{~V}<\mathrm{V}_{\text {IN }}<6 \mathrm{~V}, \mathrm{~V}_{\text {SYNC/MODE }}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~A} \\ & \mathrm{~V}_{\text {SYNC/MODE }}=\mathrm{V}_{\text {IN }}, I_{\text {OUT }}=0 \mathrm{~A} \\ & \mathrm{~V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=6 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 270 \\ 15 \\ 0 \end{gathered}$ | $\begin{gathered} 365 \\ 22 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {SYNC }}$ | SYNC Capture Range |  |  | 350 |  | 750 | kHz |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency | $\begin{aligned} & V_{F B} \geq 0.7 \mathrm{~V} \\ & V_{F B}=0 \mathrm{~V} \end{aligned}$ |  | 495 | $\begin{gathered} 550 \\ 80 \\ \hline \end{gathered}$ | 605 | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \hline \end{aligned}$ |
| $I_{\text {PLLLPF }}$ | Phase Detector Output Current Sinking Capability Sourcing Capability | $\begin{aligned} & f_{\text {fPLIN }}<f_{\text {OSC }} \\ & f_{\text {PPLIN }}>f_{S O C} \end{aligned}$ | $\bullet$ | $\begin{array}{r} 3 \\ -3 \end{array}$ | $\begin{array}{r} 10 \\ -10 \end{array}$ | $\begin{array}{r} 20 \\ -20 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {PFET }}$ | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of P-Channel FET | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  |  | 0.28 | 0.35 | $\Omega$ |
| $\mathrm{R}_{\text {NFET }}$ | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ of N -Channel FET | $\mathrm{I}_{\text {SW }}=-100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ |  |  | 0.35 | 0.4 | $\Omega$ |
| $\underline{\mathrm{P}_{\text {PK }}}$ | Peak Inductor Current | $\mathrm{V}_{\mathrm{FB}}=0.7 \mathrm{~V}$, Duty Cycle $<35 \%, \mathrm{~V}_{\text {IN }}=3 \mathrm{~V}$ |  | 1.6 | 2.15 | 2.75 | A |
| ILSW | SW Leakage | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=0 \mathrm{~V}$ or $6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=6 \mathrm{~V}$ |  |  | $\pm 0.01$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SYNC/MODE }}$ | SYNC/MODE Threshold |  | $\bullet$ | 0.2 | 1.0 | 1.5 | V |
| ISYNC/MODE | SYNC/MODE Leakage Current |  |  |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS <br> The $\bullet$ denotes specifications which apply over the full operating

temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RUN }}$ | RUN Threshold | $V_{\text {RUN }}$ Ramping Up | $\bullet$ | 0.2 | 0.7 | 1.5 | V |
| $\underline{\text { RUN }}$ | RUN Input Current | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}$ |  |  | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LTC1875E is guaranteed to meet specified performance from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: $T_{\mathrm{J}}$ is calculated from the ambient temperature $\mathrm{T}_{\mathrm{A}}$ and power dissipation $P_{D}$ according to the following formula:

LTC1875: $T_{J}=T_{A}+\left(P_{D} \cdot 110^{\circ} \mathrm{C} / \mathrm{W}\right)$

Note 4: The LTC1875 is tested in a feedback loop which servos $\mathrm{V}_{\mathrm{FB}}$ to the balance point for the error amplifier $\left(\mathrm{V}_{\text {ITH }}=1.2 \mathrm{~V}\right)$
Note 5: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.
Note 6: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PGRFORmANCE CHARACTERISTICS



Efficiency vs Output Current


Efficiency vs Input Voltage



Efficiency vs Output Current



## TYPICAL PGRFORMANCE CHARACTERISTICS

Load Step Response (Pulse
Skipping Mode)


Pulse Skipping Mode Operation


## PIn functions

SGND (Pin 1): Signal Ground Pin.
RUN/SS (Pin 2): Combination of Soft-Start and Run Control Inputs. Forcing this pin below 0.7 V shuts down the device. In shutdown all functions are disabled and device draws zero supply current. For the proper operation of the part, force this pin above 2.5 V . Do not leave this pin floating. Soft-start can be accomplished by raising the voltage on this pin gradually with an RC circuit.
$V_{\text {FB }}$ (Pin 3): Feedback Pin. Receives the feedback voltage from an external resistor divider across the output.
$I_{\text {TH }}$ (Pin 4): Error Amplifier Compensation Point. The current output increases with this control voltage. Nominal voltage range for this pin is 0.5 V to 1.8 V .

SWP1, SWP2 (Pins 5, 12): Upper Switch Nodes. These pins connect to the drains of the internal main PMOS switches and should always be connected together externally.

SWN1, SWN2 (Pins 6, 11): Lower Switch Nodes. These pins connect to the drains of the internal synchronous NMOS switches and should always be connected together externally.
PGND1, PGND2 (Pins 7, 10): Power Ground Pins. Ground pins for the internal drivers and switches. These pins should always be tied together.

PV IN1, PV ${ }_{\text {IN2 }}$ (Pins 8, 9): Power Supply Pins for the Internal Drivers and Switches. These pins should always be tied together.

SVIN (Pin 13): Signal Power Supply Pin.
PGOOD (Pin 14): Power Good Indicator Pin. Power good is an open-drain logic output. The PGOOD pin is pulled to ground when the voltage on the $V_{F B}$ pin is not within $\pm 7.5 \%$ of its nominally regulated potential. This pin requires a pull-up resistor for power good indication. Power good indication works in all modes of operation.
SYNC/MODE (Pin 15): External Clock Synchronization and Mode Select Input. To synchronize, apply an external clock with a frequency between 350 kHz and 750 kHz . To select Burst Mode operation, tie pin to $\mathrm{SV}_{\text {IN }}$. Grounding this pin selects pulse skipping mode. Do not leave this pin floating.

PLL_LPF (Pin 16): Output of the Phase Detector and Control Input of Oscillator. Connect a series RC lowpass network from this pin to ground if externally synchronized. If unused, this pin may be left open.

## BLOCK DIAGRAM



## OPERATION <br> (Refer to Block Diagram)

Main Control Loop
The LTC1875 uses a constant frequency, current mode step-down architecture. Both the top MOSFET and synchronous bottom MOSFET switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, I ICOMP, resets the RS latch. The peak inductor current at which I ${ }_{\text {COMP }}$ turns the top MOSFET off is controlled by the voltage on the $I_{T H}$ pin, which is the output of error amplifier EA. When the load current increases, it causes a slight decrease in the feedback voltage, $\mathrm{V}_{\mathrm{FB}}$, relative to the 0.8 V internal reference, which, in turn, causes the $\mathrm{I}_{\mathrm{TH}}$ voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse direction or the next clock cycle begins.
Comparator OVDET guards against transient overshoots $>7.5 \%$ by turning the main switch off and keeping it off until the fault is removed.

## Burst Mode Operation

The LTC1875 is capable of Burst Mode operation in which the internal power MOSFETs operate intermittently based on Ioad demand. To enable Burst Mode operation, simply tie the SYNC/MODE pin to SV $_{\text {IN }}$ or connect it to a logic high ( $\mathrm{V}_{\text {SYNC/MODE }}>1.5 \mathrm{~V}$ ). To disable Burst Mode operation and enable PWM pulse skipping mode, connect the SYNC/ MODE pin to SGND. In this mode, the efficiency is lower at light loads but becomes comparable to Burst Mode operation when the output load exceeds 100 mA . The advantage of pulse skipping mode is lower output ripple.
When the converter is in Burst Mode operation, the peak current of the inductor is set to approximately 400 mA , even though the voltage at the $\mathrm{I}_{\text {TH }}$ pin indicates a lower value. The voltage at the $I_{T H}$ pin drops when the inductor's average current is greater than the load requirement. As
the $I_{T H}$ voltage drops below approximately 0.45 V , the BURST comparator trips, turning off both power MOSFETs. The $I_{T H}$ pin is then disconnected from the output of the EA amplifier and held 0.65 V above ground.

In sleep mode, both power MOSFETs are held off and the internal circuitry is partially turned off, reducing the quiescent current to $15 \mu \mathrm{~A}$. The load current is now being supplied from the output capacitor. When the output voltage drops, the I ${ }_{T H}$ pin reconnects to the output of the EA amplifier and the top MOSFET is again turned on and this process repeats.

## Soft-Start/Run Function

The RUN/SS pin provides a soft-start function and a means to shut down the LTC1875. Soft-start reduces the input current surge by gradually increasing the regulator's maximum output current. This pin can also be used for power supply sequencing.
Pulling the RUN/SS pin below 0.7V shuts down the LTC1875, which then draws <1 $\mu \mathrm{A}$ current from the supply. This pin can be driven directly from logic circuits as shown in Figure 1. It is recommended that this pin is driven to $\mathrm{V}_{\text {IN }}$ during normal operation. Note that there is no current flowing out of this pin. Soft-start action is accomplished by connecting an external RC network to the RUN/ SS pin as shown in Figure 1. The LTC1875 actively pulls the RUN/SS pin to ground under low input supply voltage conditions.


Figure 1. RUN/SS Pin Interfacing

## OPERATIOП (Refer to Block Diagram)

Power Good Indicator

The power good function monitors the output voltage in all modes of operation. Its open-drain output is pulled low when the output voltage is not within $\pm 7.5 \%$ of its nominally regulated voltage. The feedback voltage is filtered before it is fed to a power good window comparator in order to prevent false tripping of the power good signal during fast transients. The window comparator monitors the output voltage even in Burst Mode operation. In shutdown mode, open drain is actively pulled low to indicate that the output voltage is invalid.

## Short-Circuit Protection

When the output is shorted to ground, the frequency of the oscillator is reduced to about $80 \mathrm{kHz}, 1 / 7$ the nominal frequency. This frequency foldback ensures that the inductor current has more time to decay, thereby preventing runaway. The oscillator's frequency will progressively increase to 550 kHz (or to the synchronized frequency) when $\mathrm{V}_{\mathrm{FB}}$ rises above 0.3V.

## Frequency Synchronization

The LTC1875 can be synchronized to an external clock source connected to the SYNC/MODE pin. The turn-on of the top MOSFET is synchronized to the rising edge of the external clock.

When the LTC1875 is clocked by an external source, Burst Mode operation is disabled. In this synchronized mode, when the output load current is very low, current comparator, $I_{\text {COMP }}$, may remain tripped for several cycles and force the main switch to stay off for the same number of cycles. Increasing the output load slightly allows constant frequency PWM operation to resume.
Frequency synchronization is inhibited when the feedback voltage $\mathrm{V}_{\mathrm{FB}}$ is below 0.6 V . This prevents the external clock from interfering with the frequency foldback for shortcircuit protection.

## Low Dropout Operation

When the input supply voltage decreases toward the output voltage in a buck regulator, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches $100 \%$ duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the top MOSFET and the inductor.

## Low Supply Operation

The LTC1875 is designed to operate down to an input supply voltage of 2.65 V although the maximum allowable output current is reduced at this low voltage. Figure 2 shows the reduction in the maximum output current as a function of input voltage.
Another important detail to remember is that at low input supply voltages, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P -channel switch increases. Therefore, the user should calculate the power dissipation when the LTC1875 is used at $100 \%$ duty cycle with low supply voltage (see Thermal Considerations in the Applications Information section).


Figure 2. Maximum Output Current vs Input Voltage

## OPERATION

## Slope Compensation and Inductor Peak Current

Slope compensation is required in order to prevent subharmonic oscillation at high duty cycles. It is accomplished by internally adding a compensating ramp to the inductor current signal at duty cycles in excess of $40 \%$. As a result, the maximum inductor peak current is reduced for duty cycles $>40 \%$. This is shown in the decrease of the inductor peak current as a function of duty cycle graph in Figure 3.


1875 F03
Figure 3. Maximum Inductor Peak Current vs Duty Cycle

## APPLICATIONS INFORMATION

The basic LTC1875 application circuit is shown on the first page of this data sheet. External component selection is driven by the load requirement and begins with the selection of $L$ followed by $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$.

## Inductor Value Calculation

The inductor selection will depend on the operating frequency of the LTC1875. The internal nominal frequency is 550 kHz , but can be externally synchronized from 350 kHz to 750 kHz .
The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. However, operating at a higher frequency results in lower efficiency because of increased switching losses.
The inductor value has a direct effect on ripple current. The ripple current $\Delta L_{\mathrm{L}}$ decreases with higher inductance or frequency and increases with higher input voltages.

$$
\begin{equation*}
\Delta L_{L}=\frac{1}{(f)(L)} V_{O U T}\left(1-\frac{V_{O U T}}{V_{I N}}\right) \tag{1}
\end{equation*}
$$

Accepting larger values of $\Delta \mathrm{I}_{\mathrm{L}}$ allows the use of smaller inductors, but results in higher output voltage ripple.

A reasonable starting point for setting ripple current is $\Delta \mathrm{I}_{\mathrm{L}}=0.3\left(\mathrm{I}_{\mathrm{MAX}}\right)$.
The inductor value also has an effect on Burst Mode operation. The transition to low current operation begins when the inductor current peaks fall to approximately 500 mA . Lower inductor values (higher $\Delta \mathrm{I}_{\mathrm{L}}$ ) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, Iower inductance values will cause the burst frequency to increase.

## Inductor Selection

The inductor should have a saturation current rating greater than the peak inductor current set by the current comparator of LTC1875. Also, consideration should be given to the resistance of the inductor. Inductor conduction Iosses are directly proportional to the DC resistance of the inductor. Manufacturers sometimes provide maximum current ratings based on the allowable losses in the inductor.
Suitable inductors are available from Coilcraft, Coiltronics, Dale, Sumida, Toko, Murata, Panasonic and other manufacturers.

## APPLICATIONS INFORMATION

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUt }}$ Selection

In continuous mode, the source current of the top MOSFET is a trapezoidal waveform of duty cycle $\mathrm{V}_{\text {OUT }} / V_{\text {IN }}$. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS input capacitor current is given by:

$$
\mathrm{I}_{\mathrm{RMS}(\mathrm{CIN})} \cong \mathrm{I}_{\text {OMAX }} \frac{\left[\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)\right]^{1 / 2}}{\mathrm{~V}_{\text {IN }}}
$$

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=I_{\text {OUT }} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. Always consult the manufacturer if there are any questions.
Depending on how the LTC1875 circuit is powered up, you may need to check for input voltage transients. Input voltage transients may be caused by input voltage steps or by connecting the circuit to an already powered up source such as a wall adapter. The sudden application of input voltage will cause a large surge of current in the input leads that will store energy in the parasitic inductance of the leads. This energy will cause the input voltage to swing above the DC level of the input power source and it may exceed the maximum voltage rating of the input capacitor and LTC1875.
The easiest way to suppress input voltage transients is to add a small aluminum electrolytic capacitor in parallel with the low ESR input capacitor. The selected capacitor needs to have the right amount of ESR in order to critically dampen the resonant circuit formed by the input lead inductance and the input capacitor. The typical values of ESR will fall in the range of $0.5 \Omega$ to $2 \Omega$ and capacitance will fall in the range of $5 \mu \mathrm{~F}$ to $50 \mu \mathrm{~F}$.

The selection of $\mathrm{C}_{\text {OUT }}$ is driven by the required effective series resistance (ESR). Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple $\Delta \mathrm{V}_{\text {OUT }}$ is determined by:

$$
\Delta \mathrm{V}_{O U T} \cong \Delta \mathrm{I}_{\mathrm{L}}\left(\mathrm{ESR}+\frac{1}{8 \mathrm{f} \mathrm{C}_{0 U T}}\right)
$$

where $\mathrm{f}=$ operating frequency, $\mathrm{C}_{\text {OUT }}=$ output capacitance and $\Delta I_{L}=$ ripple current in the inductor. The output ripple is highest at maximum input voltage since $\Delta L_{L}$ increases with input voltage. For the LTC1875, the general rule for proper operation is:

## $E_{\text {COUT }}<0.125 \Omega$

The choice of using a smaller output capacitance increases the output ripple voltage due to the frequency dependent term but can be compensated for by using capacitor(s) of very low ESR to maintain low ripple voltage. The $\mathrm{I}_{\text {TH }}$ pin compensation components can be optimized to provide stable high performance transient response regardless of the output capacitor selected.
Manufacturers such as Taiyo Yuden, AVX, Kemet and Sanyo should be considered for low ESR, high performance capacitors. The POSCAP solid electrolytic chip capacitor available from Sanyo is an excellent choice for output bulk capacitors due to its low ESR/size ratio. Once the ESR requirement for $\mathrm{C}_{0 U T}$ has been met, the RMS current rating generally far exceeds the $I_{\text {RIPPLE(P-P) }}$ requirement.

## Output Voltage Programming

The output voltage is set by a resistor divider according to the following formula:

$$
\begin{equation*}
V_{\text {OUT }}=0.8 \mathrm{~V}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right) \tag{2}
\end{equation*}
$$

The external resistor divider is connected to the output, allowing remote voltage sensing as shown in Figure 4.

## APPLICATIONS INFORMATION



Figure 4. Setting the LTC1875 Output Voltage

## Phase-Locked Loop and Frequency Synchronization

The LTC1875 has an internal voltage-controlled oscillator and phase detector comprising a phase-locked loop. This allows the MOSFET turn-on to be locked to the rising edge of an external frequency source. The frequency range of the voltage-controlled oscillator is 350 kHz to 750 kHz . The phase detector used is an edge sensitive digital type that provides zero degrees phase shift between the external and internal oscillators. This type of phase detector will not lock up on input frequencies close to the harmonics of the VCO center frequency. The PLL hold-in range $\Delta f_{H}$ is equal to the capture range, $\Delta \mathrm{f}_{\mathrm{H}}=\Delta \mathrm{f}_{\mathrm{C}}= \pm 200 \mathrm{kHz}$.

The output of the phase detector is a pair of complementary current sources charging or discharging the external


Figure 5. Relationship Between Oscillator Frequency and Voltage at PLL_LPF Pin


Figure 6. Phase-Locked Loop Block Diagram
filter network on the PLL_LPF pin. The relationship between the voltage on the PLL_LPF pin and operating frequency is shown in Figure 5. A simplified block diagram is shown in Figure 6.
If the external frequency ( $\mathrm{V}_{\text {SYNC/MODE }}$ ) is greater than 550 kHz , the center frequency, current is sourced continuously, pulling up the PLL_LPF pin. When the external frequency is less than 550 kHz , current is sunk continuously, pulling down the PLL_LPF pin. If the external and internal frequencies are the same but exhibit a phase difference, the current sources turn on for an amount of time corresponding to the phase difference. Thus the voltage on the PLL_LPF pin is adjusted until the phase and frequency of the external and internal oscillators are identical. At this stable operating point the phase comparator output is open and the filter capacitor $\mathrm{C}_{\mathrm{L}}$ holds the voltage.
The loop filter components $C_{L P}$ and $R_{L P}$ smooth out the current pulses from the phase detector and provide a stable input to the voltage controlled oscillator. The filter components $\mathrm{C}_{\mathrm{LP}}$ and $\mathrm{R}_{\mathrm{LP}}$ determine how fast the loop acquires lock. Typically $R_{L P}=10 \mathrm{k}$ and $C_{L P}$ is 2200 pF to $0.01 \mu \mathrm{~F}$. When not synchronized to an external clock, the internal connection to the VCO is disconnected. This disallows setting the internal oscillation frequency by a DC voltage on the $V_{\text {PLLLPF }}$ pin.

## APPLICATIONS INFORMATION

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:
Efficiency = 100\% - (L1 + L2 + L3 + ...)

Where L1, L2, etc. are the individual Iosses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC1875 circuits: supply quiescent currents and $I^{2} \mathrm{R}$ losses. The supply quiescent current loss dominates the efficiency loss at very low load current whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 7.

1. The supply quiescent current is due to two components: the DC bias current as given in the Electrical Characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of


Figure 7. Power Lost vs Load Current
the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge dQ moves from $P V_{\text {IN }}$ to ground. The resulting dQ/dt is the current out of $P V_{\text {IN }}$ that is typically larger than the DC bias current. In continuous mode, $I_{G A T E C H G}=f\left(Q_{T}+Q_{B}\right)$ where $Q_{T}$ and $Q_{B}$ are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to supply voltage and thus their effects will be more pronounced at higher supply voltages.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches $\mathrm{R}_{\mathrm{Sw}}$ and external inductor $\mathrm{R}_{\mathrm{L}}$. In continuous mode the average output current flowing through inductor $L$ is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into SW pins is a function of both top and bottom MOSFET RDS(ON) and the duty cycle (DC) as follows:

$$
\mathrm{R}_{\mathrm{SW}}=\left(\mathrm{R}_{\mathrm{DS}(\mathbf{O N ) T O P})}(\mathrm{DC})+\mathrm{R}_{\mathrm{DS}(\mathbf{O N}) \mathrm{BOT})}(1-\mathrm{DC})\right.
$$

The $R_{D S(O N)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain $I^{2} R$ losses, simply add $R_{S W}$ to $R_{L}$ and multiply by the square of the average output current.

Other losses including $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {out }}$ ESR dissipative losses, MOSFET switching losses and inductor core losses generally account for less than $2 \%$ total additional loss.

## Thermal Considerations

In most applications, the LTC1875 does not dissipate much heat due to its high efficiency. But, in applications where the LTC1875 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately $150^{\circ} \mathrm{C}$, both power switches will be turned off and the SW nodes will become high impedance.

## APPLICATIONS INFORMATION

To avoid the LTC1875 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. Normally, some iterative calculation is required to determine a reasonably accurate value. The temperature rise is given by:

$$
\mathrm{T}_{\mathrm{R}}=\mathrm{P} \bullet \theta_{\mathrm{JA}}
$$

where $P$ is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature.
The junction temperature is given by:

$$
T_{J}=T_{A}+T_{R}
$$

where $T_{A}$ is the ambient temperature. Because the power transistor $R_{D S(O N)}$ is a function of temperature, it is usually necessary to iterate 2 to 3 times through the equations to achieve a reasonably accurate value for the junction temperature.
As an example, consider the LTC1875 in dropout at an input voltage of 3 V , a load current of 0.8 A and an ambient temperature of $70^{\circ} \mathrm{C}$. From the typical performance graph of switch resistance, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the P -channel switch at $70^{\circ} \mathrm{C}$ is $0.35 \Omega$. Therefore, power dissipated by the IC is:

$$
\mathrm{P}=\mathrm{I}^{2} \bullet \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=0.224 \mathrm{~W}
$$

For the SSOP package, the $\theta_{\mathrm{JA}}$ is $110^{\circ} \mathrm{C} / \mathrm{W}$. Thus the junction temperature of the regulator is:

$$
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+(0.224)(110)=95^{\circ} \mathrm{C}
$$

However, at this temperature, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ is actually $0.4 \Omega$.

Therefore:

$$
\mathrm{T}_{J}=70^{\circ} \mathrm{C}+(0.256)(140)=98^{\circ} \mathrm{C}
$$

which is below the maximum junction temperature of $125^{\circ} \mathrm{C}$.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ).

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to ( $\Delta L_{\text {LOAD }} \bullet E S R$ ), where ESR is the effective series resistance of COUT. $\Delta l_{\text {LOAD }}$ also begins to charge or discharge Cout, generating a feedback error signal. The regulator loop then acts to return $\mathrm{V}_{\text {OUT }}$ to its steady-state value. During this recovery time, $\mathrm{V}_{\text {OUT }}$ can be monitored for overshoot or ringing that would indicate a stability problem. The $\mathrm{I}_{\text {TH }}$ pin can be used for external compensation as shown in Figure 9. (The capacitor, $\mathrm{C}_{\mathrm{C} 2}$, is typically needed for noise decoupling.)

A second, more severe transient is caused by switching in loads with large ( $>1 \mu \mathrm{~F}$ ) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with $\mathrm{C}_{\text {OUT }}$, causing a rapid drop in $\mathrm{V}_{\text {OUT }}$. No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately ( $25 \cdot \mathrm{C}_{\text {LOAD }}$ ). Thus, a $10 \mu \mathrm{~F}$ capacitor charging to 3.3 V would require a $250 \mu \mathrm{~s}$ rise time, limiting the charging current to about 130 mA .

## APPLICATIONS InFORMATION

## PC Board Layout Checklist

As with all high frequency switchers, when considering layout, care must be taken in order to achieve optimal electrical, thermal and noise performance. Figure 8 is a sample of PC board layout for the design example shown in Figure 9. A 4-layer PC board is used in this design. Several guidelines are followed in this layout:

1. In order to minimize switching noise and improve output load regulation, the PGND pins of the LTC1875 should be connected directly to 1) the negative terminal of the output decoupling capacitors, 2) the negative terminal of the input capacitor and 3) vias to the ground plane immediately adjacent to Pins 1, 7 and 10. The ground trace on the top layer of the PC board should be as wide and short as possible to minimize series resistance and inductance.
2. Beware of ground loops in multiple layer PC boards. Try to maintain one central ground node on the board and use the input capacitor to avoid excess input ripple for high output current power supplies. If the ground is to be used for high DC currents, choose a path away from the small-signal components.
3. The high di/dt loop from the top terminal of the input capacitor, through the power MOSFETs and back to the input capacitor should be kept as tight as possible to reduce inductive ringing. Excess inductance can cause increased stress on the power MOSFET and increase noise on the input. If low ESR ceramic capacitors are used to reduce input noise, place these capacitors close to the DUT in order to keep the series inductance to a minimum.


Figure 8. Typical Application and Suggested Layout (Topside Only)

## APPLICATIONS INFORMATION

4. Place the small-signal components away from high frequency switching nodes. In the layout shown in Figure 8, all of the small-signal components have been placed on one side of the IC and all of the power components have been placed on the other.
5. For optimum load regulation and true sensing, the top of the output resistor divider should connect independently to the top of the output capacitor (Kelvin connection), staying away from any high dV/dt traces. Place the divider resistors near the LTC1875 in order to keep the high impedance FB node short.

## Design Example

As a design example, assume the LTC1875 is used in a single lithium-ion battery-powered cellular phone application. The $\mathrm{V}_{I N}$ will be operating from a maximum of 4.2 V down to about 2.65 V . The load current requirement is a maximum of 1.5 A but most of the time it will be on standby mode, requiring only 2 mA . Efficiency at both low and high load currents is important. Output voltage is 2.5 V . With this information we can calculate $L$ using equation (1),

$$
\begin{equation*}
\mathrm{L}=\frac{1}{(\mathrm{f})\left(\Delta \mathrm{I}_{\mathrm{L}}\right)} \mathrm{V}_{\text {OUT }}\left(1-\frac{\mathrm{V}_{\text {OUT }}}{V_{I N}}\right) \tag{3}
\end{equation*}
$$

Substituting $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4.2 \mathrm{~V}, \Delta \mathrm{I}_{\mathrm{L}}=450 \mathrm{~mA}$ and $f=550 \mathrm{kHz}$ in equation (3) gives:

$$
\mathrm{L}=\frac{2.5 \mathrm{~V}}{550 \mathrm{kHz} \cdot 450 \mathrm{~mA}}\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=4.09 \mu \mathrm{H}
$$

A 4.7 $\mu \mathrm{H}$ inductor works well for this application. For good efficiency choose a 2 A inductor with less than $0.125 \Omega$ series resistance.
$\mathrm{C}_{\text {IN }}$ will require an RMS current rating of at least 0.75 A at temperature and Cout will require an ESR of less than $0.125 \Omega$. In most applications, the requirements for these capacitors are fairly similar.
For the feedback resistors, choose R2 $=412 k$. R1 can then be calculated from equation (2) to be:

$$
\mathrm{R} 1=\left(\frac{\mathrm{V}_{\text {OUT }}}{0.8}-1\right) \cdot \mathrm{R} 2=875.5 \mathrm{k} \text {, use } 887 \mathrm{k}
$$

Figure 9 shows the complete circuit along with its efficiency curve.

## APPLICATIONS INFORMATION



Figure 9a. Single Lithium-Ion to 2.5V/1.5A Regulator from Design Example


Figure 9b. Efficiency vs Output Current for Design Example

## TYPICAL APPLICATION

Single Li-Ion to 1.8V/1.5A Regulator Using All Ceramic Capacitors


BOLD LINES INDICATE HIGH CURRENT PATHS
$\mathrm{C}_{\mathrm{IN} 1}, \mathrm{C}_{\mathrm{IN} 2}$ : TAIYO YUDEN CERAMIC JMK316BJ106ML
COUT: TDK CERAMIC C4532X5R0J476M
L1: TOKO A921CY-4R7M
*1.5A IS THE MAXIMUM OUTPUT CURRENT

Efficiency vs Output Current


## PACKAGE DESCRIPTION

## GN Package

16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS }}$
3. DRAWING NOT TO SCALE

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.006 " ( 0.152 mm ) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" ( 0.254 mm ) PER SIDE

## TYPICAL APPLICATION

## Single Li-Ion to 3.3V/1A Regulator Using All Ceramic Capacitors



## beLated parts

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT ${ }^{\circledR 1616}$ | 500 mA (Iout), 1.4MHz High Efficiency Step-Down DC/DC Converter | $90 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V}$ to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $1.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 1.9 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, ThinSOT ${ }^{\text {TM }}$ |
| LT1676 | 450mA (Iout), 100kHz High Efficiency Step-Down DC/DC Converter | $90 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 7.4 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $1.24 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 3.2 \mathrm{~mA}$, $I_{S D}: 2.5 \mu \mathrm{~A}, \mathrm{~S} 8$ |
| LT1765 | 25V, 2.75A (Iout), 1.25MHz High Efficiency Step-Down DC/DC Converter | $90 \%$ Efficiency, $\mathrm{V}_{\text {IN }}$ : 3 V to $25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN): }}: 1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}$ : 1 mA , $\mathrm{I}_{\mathrm{SD}}: 15 \mu \mathrm{~A}, \mathrm{~S} 8$, TSSOP16E |
| LT1776 | 500 mA (Iout), 200kHz High Efficiency Step-Down DC/DC Converter | $90 \%$ Efficiency, $\mathrm{V}_{\mathrm{IN}}: 7.4 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $1.24 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 3.2 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}: 30 \mu \mathrm{~A}, \mathrm{NB}, \mathrm{S} 8$ |
| LTC1878 | 600 mA (Iout), 550 kHz Synchronous Step-Down DC/DC Converter | $\begin{aligned} & 95 \% \text { Efficiency, } \mathrm{V}_{\text {IN }}: 2.7 \mathrm{~V} \text { to } 6 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN): }}: 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 10 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, \mathrm{MS} \end{aligned}$ |
| LTC1879 | 1.2A (Iout), 550kHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.7 V to $10 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}$ : $15 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, \mathrm{TSSOP} 16$ |
| LT1934/LT1934-1 | $300 \mathrm{~mA} / 70 \mathrm{~mA}$ (Iout), High Efficiency Step-Down DC/DC Converters | $\mathrm{V}_{\text {IN }}: 3.2 \mathrm{~V}$ to $34 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}: 1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 14 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}:<1 \mu \mathrm{~A}$, ThinSOT |
| LT1940 | Dual Output 1.4A (I IOUT) Constant 1.1MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3 \mathrm{~V}$ to 25V, $\mathrm{V}_{\text {OUT(MIN) }}: 1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 3.8 \mathrm{~mA}, \mathrm{I}_{\text {SD }}:<1 \mu \mathrm{~A}, \mathrm{TSSOP} 16 \mathrm{E}$ |
| LTC3405/LTC3405B | 300 mA (Iout), 1.5MHz Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}: 2.7 \mathrm{~V}$ to $6 \mathrm{~V}, \mathrm{~V}_{\text {0UT(MIN): }}: 0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, ThinSOT |
| LTC3406/LTC3406B | 600 mA (IOUT), 1.5MHz Synchronous Step-Down DC/DC Converters | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $0.6 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 20 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}$, ThinSOT |
| LTC3411 | 1.25 A (Iout), 4MHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 60 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, 10-$ Lead MS |
| LTC3412 | 2.5A (Iout), 4MHz Synchronous Step-Down DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}$ : $60 \mu \mathrm{~A}$, $\mathrm{I}_{\text {SD }}:<1 \mu \mathrm{~A}$, TSSOP16E |
| LTC3430 | 60V, 2.75A (I ${ }_{\text {Out }}$ ), 200kHz High Efficiency Step-Down DC/DC Converter | $90 \%$ Efficiency, $\mathrm{V}_{\text {IN }}: 5.5 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN): }}: 1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 2.5 \mathrm{~mA}$, $\mathrm{I}_{\mathrm{SD}}: 25 \mu \mathrm{~A}$, TSSOP16E |
| LTC3440 | 600mA (Iout), 2MHz Synchronous Buck-Boost DC/DC Converter | $95 \%$ Efficiency, $\mathrm{V}_{\text {IN: }}$ : 2.5 V to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}$ : $2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}: 25 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}:<1 \mu \mathrm{~A}, 10-$ Lead MS |

[^1]
[^0]:    $\boldsymbol{\Omega}$, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation.

[^1]:    ThinSOT is a trademark of Linear Technology Corporation.

