

12-Bit, 125Msps/105Msps/ 80Msps Low Power Dual ADCs

FEATURES

- 2-Channel Simultaneous Sampling ADC
- 70.6dB SNR
- 88dB SFDR
- Low Power: 292mW/238mW/200mW Total, 146mW/119mW/100mW per Channel
- Single 1.8V Supply
- Serial LVDS Outputs: 1 or 2 Bits per Channel
- Selectable Input Ranges: 1V_{P-P} to 2V_{P-P}
- 800MHz Full Power Bandwidth S/H
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- Pin Compatible 14-Bit and 12-Bit Versions
- 40-Pin (6mm × 6mm) QFN Package

APPLICATIONS

- Communications
- Cellular Base Stations
- Software Defined Radios
- Portable Medical Imaging
- Multichannel Data Acquisition
- Nondestructive Testing

∠T, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DESCRIPTION


The LTC®2268-12/LTC2267-12/LTC2266-12 are 2-channel, simultaneous sampling 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 70.6dB SNR and 88dB spurious free dynamic range (SFDR). Ultralow jitter of 0.15ps_{RMS} allows undersampling of IF frequencies with excellent noise performance.


DC specs include ± 0.3 LSB INL (typ), ± 0.1 LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 0.3LSB_{RMS}.

The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). The LVDS drivers have optional internal termination and adjustable output levels to ensure clean signal integrity.

The ENC⁺ and ENC⁻ inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

TYPICAL APPLICATION





22687612fa


4

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltages
V _{DD} , OV _{DD} –0.3V to 2V
Analog Input Voltage (A _{IN} ⁺ , A _{IN} ⁻ ,
PAR/SER, SENSE) (Note 3)0.3V to (V _{DD} +0.2V)
Digital Input Voltage (ENC+, ENC-, CS,
SDI, SCK) (Note 4)
SDO (Note 4)
Digital Output Voltage0.3V to (OV _{DD} +0.3V)
Operating Temperature Range
LTC2268C, 2267C, 2266C 0°C to 70°C
LTC2268I, 2267I, 2266I40°C to 85°C
Storage Temperature Range65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2268CUJ-12#PBF	LTC2268CUJ-12#TRPBF	LTC2268UJ-12	40-Lead (6mm × 6mm) Plastic QFN	0°C to 70°C
LTC2268IUJ-12#PBF	LTC2268IUJ-12#TRPBF	LTC2268UJ-12	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 85°C
LTC2267CUJ-12#PBF	LTC2267CUJ-12#TRPBF	LTC2267UJ-12	40-Lead (6mm × 6mm) Plastic QFN	0°C to 70°C
LTC2267IUJ-12#PBF	LTC2267IUJ-12#TRPBF	LTC2267UJ-12	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 85°C
LTC2266CUJ-12#PBF	LTC2266CUJ-12#TRPBF	LTC2266UJ-12	40-Lead (6mm × 6mm) Plastic QFN	0°C to 70°C
LTC2266IUJ-12#PBF	LTC2266IUJ-12#TRPBF	LTC2266UJ-12	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ}\text{C}$. (Note 5)

			Ľ	TC2268-	12	Ľ	C2267-	12	Ľ	Г С2266 -	12	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)		•	12			12			12			Bits
Integral Linearity Error	Differential Analog Input (Note 6)	•	-1	±0.3	1	-1	±0.3	1	-1	±0.3	1	LSB
Differential Linearity Error	Differential Analog Input	•	-0.5	±0.1	0.5	-0.4	±0.1	0.4	-0.4	±0.1	0.4	LSB
Offset Error	(Note 7)	•	-12	±3	12	-12	±3	12	-12	±3	12	mV
Gain Error	Internal Reference External Reference	•	-2.4	-0.9 -0.9	0.6	-2.4	-0.9 -0.9	0.6	-2.4	-0.9 -0.9	0.6	%FS %FS
Offset Drift				±20			±20			±20		μV/°C
Full-Scale Drift	Internal Reference External Reference			±30 ±10			±30 ±10			±30 ±10		ppm/°C ppm/°C
Gain Matching	External Reference			±0.2			±0.2			±0.2		%FS
Offset Matching				±3			±3			±3		mV
Transition Noise	External Reference			0.3			0.3			0.3		LSB _{RMS}

ANALOG INPUT The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN}	Analog Input Range (A _{IN} ⁺ – A _{IN} ⁻)	1.7V < V _{DD} < 1.9V	•		1 to 2		V _{P-P}
V _{IN(CM)}	Analog Input Common Mode (A _{IN} ⁺ – A _{IN} ⁻)/2	Differential Analog Input (Note 8)	•	V _{CM} - 100mV	V _{CM}	V _{CM} +100mV	V
V _{SENSE}	External Voltage Reference Applied to SENSE	External Reference Mode	•	0.625	1.25	1.3	V
I _{INCM}	Analog Input Common Mode Current	Per Pin, 125Msps Per Pin, 105Msps Per Pin, 80Msps	•		155 130 100		μΑ μΑ μΑ
I _{IN1}	Analog Input Leakage Current (No Encode)	$0 < A_{IN}^+, A_{IN}^- < V_{DD}$	•	-1		1	μΑ
I _{IN2}	PAR/SER Input Leakage Current	0 < PAR/SER < V _{DD}	•	-3		3	μА
I _{IN3}	SENSE Input Leakage Current	0.625 < SENSE < 1.3V	•	-6		6	μА
t _{AP}	Sample-and-Hold Acquisition Delay Time				0		ns
t _{JITTER}	Sample-and-Hold Acquisition Delay Jitter				0.15		ps _{RMS}
CMRR	Analog Input Common Mode Rejection Ratio				80		dB
BW-3B	Full Power Bandwidth	Figure 6 Test Circuit			800		MHz

DIGITAL ACCURACY The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $A_{IN} = -1 dBFS$. (Note 5)

				Lī	C2268-	12	LT	C2267-	12	LT	C2266-	12	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SNR	Signal-to-Noise Ratio	5MHz Input 70MHz Input 140MHz Input	•	69.6	70.6 70.6 70.3		69.2	70.6 70.5 70.3		69.4	70.6 70.5 70.3		dBFS dBFS dBFS
SFDR	Spurious Free Dynamic Range 2 nd or 3 rd Harmonic	5MHz Input 70MHz Input 140MHz Input	•	75	88 85 82		76	88 85 82		76	88 85 82		dBFS dBFS dBFS
	Spurious Free Dynamic Range 4 th Harmonic or Higher	5MHz Input 70MHz Input 140MHz Input	•	84	90 90 90		82	90 90 90		84	90 90 90		dBFS dBFS dBFS
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	5MHz Input 70MHz Input 140MHz Input	•	69	70.6 70.4 70		68.8	70.6 70.4 70		69	70.4 70.3 69.9		dBFS dBFS dBFS
	Crosstalk	10MHz Input			-105			-105			-105		dBc

INTERNAL REFERENCE CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $A_{IN} = -1 dBFS$. (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{CM} Output Voltage	I _{OUT} = 0	0.5 • V _{DD} − 25mV	0.5 • V _{DD}	0.V _{DD} + 25mV	V
V _{CM} Output Temperature Drift			±25		ppm/°C
V _{CM} Output Resistance	-600μA < I _{OUT} < 1mA		4		Ω
V _{REF} Output Voltage	I _{OUT} = 0	1.225	1.25	1.275	V
V _{REF} Output Temperature Drift			±25		ppm/°C
V _{REF} Output Resistance	-400μA < I _{OUT} < 1mA		7		Ω
V _{REF} Line Regulation	1.7V < V _{DD} < 1.9V		0.6		mV/V

DIGITAL INPUTS AND OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. (Note 5)

SYMBO	L PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ENCOD	E INPUTS (ENC+, ENC-)						
DIFFER	ENTIAL ENCODE MODE (ENC ⁻ not tie	ED TO GND)					
$\overline{V_{\text{ID}}}$	Differential Input Voltage	(Note 8)	•	0.2			V
V _{ICM}	Common Mode Input Voltage	Internally Set Externally Set (Note 8)	•	1.1	1.2	1.6	V
V_{IN}	Input Voltage Range	ENC+, ENC ⁻ to GND	•	0.2		3.6	V
R _{IN}	Input Resistance	(See Figure 10)			10		kΩ
C _{IN}	Input Capacitance				3.5		pF
SINGLE	-ENDED ENCODE MODE (ENC- TIED T	O GND)					
V _{IH}	High Level Input Voltage	V _{DD} =1.8V	•	1.2			V
V_{IL}	Low Level Input Voltage	V _{DD} =1.8V	•			0.6	V
V _{IN}	Input Voltage Range	ENC+ to GND	•	0		3.6	V
R _{IN}	Input Resistance	(See Figure 11)			30		kΩ
C _{IN}	Input Capacitance				3.5		pF
		,					



DIGITAL INPUTS AND OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DIGITAL I	NPUTS (CS, SDI, SCK in Serial or Parall	el Programming Mode. SDO in Parallel P	rogra	mming Mode)			
V _{IH}	High Level Input Voltage	V _{DD} =1.8V	•	1.3			V
V _{IL}	Low Level Input Voltage	V _{DD} =1.8V	•			0.6	V
I _{IN}	Input Current	V _{IN} = 0V to 3.6V	•	-10		10	μА
C _{IN}	Input Capacitance				3		pF
SDO OUT	PUT (Serial Programming Mode. Open [Drain Output. Requires 2kΩ Pull-Up Resis	tor if	SDO is Used)			
R _{OL}	Logic Low Output Resistance to GND	V _{DD} =1.8V, SDO = 0V			200		Ω
I _{OH}	Logic High Output Leakage Current	SD0 = 0V to 3.6V	•	-10		10	μА
C _{OUT}	Output Capacitance				3		pF
DIGITAL D	DATA OUTPUTS						
V _{OD}	Differential Output Voltage	100Ω Differential Load, 3.5mA Mode 100Ω Differential Load, 1.75mA Mode	•	247 125	350 175	454 250	mV mV
V _{OS}	Common Mode Output Voltage	100Ω Differential Load, 3.5mA Mode 100Ω Differential Load, 1.75mA Mode	•	1.125 1.125	1.25 1.25	1.375 1.375	V
R _{TERM}	On-Chip Termination Resistance	Termination Enabled, OV _{DD} =1.8V			100		Ω

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$. (Note 9)

				LT	C2268-	12	LT	C2267-	12	LT	C2266-	12	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V_{DD}	Analog Supply Voltage	(Note 10)	•	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
OV _{DD}	Output Supply Voltage	(Note 10)	•	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
I _{VDD}	Analog Supply Current	Sine Wave Input	•		146	165		116	129		96	109	mA
I _{OVDD}	Digital Supply Current	2-Lane Mode, 1.75mA Mode 2-Lane Mode, 3.5mA Mode	•		16 30	20 34		16 29	19 33		15 29	18 32	mA mA
P _{DISS}	Power Dissipation	2-Lane Mode, 1.75mA Mode 2-Lane Mode, 3.5mA Mode	•		292 317	333 358		238 261	266 292		200 225	229 254	mW mW
P _{SLEEP}	Sleep Mode Power				1			1			1		mW
P _{NAP}	Nap Mode Power				70			70			70		mW
P _{DIFFCLK}	Power Increase with Dif (No Increase for Sleep I	ferential Encode Mode Enabled Mode)			20			20			20		mW

TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 5)

				Lī	LTC2268-12		LTC2268-12 LTC2267-12		LTC226		12	2 LTC2266-12		LTC2266-12			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS				
f_S	Sampling Frequency	(Notes 10, 11)	•	5		125	5		105	5		80	MHz				
t _{ENCL}	ENC Low Time (Note 8)	Duty Cycle Stabilizer Off Duty Cycle Stabilizer On	•	3.8 2	4	100 100	4.52 2	4.76 4.76	100 100	5.93 2	6.25 6.25	100 100	ns ns				
t _{ENCH}	Analog Supply Current	Duty Cycle Stabilizer Off Duty Cycle Stabilizer On	•	3.8 2	4 4	100 100	4.52 2	4.76 4.76	100 100	5.93 2	6.25 6.25	100 100	ns ns				
t _{AP}	Sample-and-Hold Acquisition Delay Time				0			0			0		ns				



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DIGITAL D	ATA OUTPUTS (R _{term} = 100	Ω Differential, C_L = 2pF to GND on Each Outpu	ıt)				
t _{SER}	Serial Data Bit Period	2-Lanes, 16-Bit Serialization 2-Lanes, 14-Bit Serialization 2-Lanes, 12-Bit Serialization 1-Lane, 16-Bit Serialization 1-Lane, 14-Bit Serialization 1-Lane, 12-Bit Serialization			1/(8 • f _S) 1/(7 • f _S) 1/(6 • f _S) 1/(16 • f _S) 1/(14 • f _S) 1/(12 • f _S)		S
t _{FRAME}	FR to DCO Delay	(Note 8)	•	0.35 • t _{SER}	0.5 • t _{SER}	0.65 • t _{SER}	S
t _{DATA}	DATA to DCO Delay	(Note 8)	•	0.35 • t _{SER}	0.5 • t _{SER}	0.65 • t _{SER}	S
t _{PD}	Propagation Delay	(Note 8)	•	0.7n + 2 • t _{SER}	1.1n + 2 • t _{SER}	1.5n + 2 • t _{SER}	S
t_R	Output Rise Time	Data, DCO, FR, 20% to 80%			0.17		ns
t _F	Output Fall Time	Data, DCO, FR, 20% to 80%			0.17		ns
	DCO Cycle-Cycle Jitter	t _{SER} = 1ns			60		ps _{P-P}
	Pipeline Latency				6		Cycles
SPI PORT	TIMING (Note 8)						
t _{SCK}	SCK Period	Write Mode Readback Mode, C _{SDO} = 20pF, R _{PULLUP} = 2k	•	40 250			ns ns
t _S	CS to SCK Setup Time		•	5			ns
t _H	SCK to CS Setup Time		•	5			ns
t _{DS}	SDI Setup Time		•	5			ns
t _{DH}	SDI Hold Time		•	5			ns
t_{DO}	SCK falling to SDO Valid	Readback Mode, C _{SDO} = 20pF, R _{PULLUP} = 2k	•			125	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above V_{DD} , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above V_{DD} without latchup.

Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above V_{DD} they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

Note 5: $V_{DD} = OV_{DD} = 1.8V$, $f_{SAMPLE} = 125$ MHz (LTC2268), 105MHz (LTC2267), or 80MHz (LTC2266), 2-lane output mode, differential ENC+/ENC- = $2V_{P-P}$ sine wave, input range = $2V_{P-P}$ with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 0000 0000 0000 and 1111 1111 1111 in 2's complement output mode.

Note 8: Guaranteed by design, not subject to test.


Note 9: $V_{DD} = 0V_{DD} = 1.8V$, $f_{SAMPLE} = 125MHz$ (LTC2268), 105MHz (LTC2267), or 80MHz (LTC2266), 2-lane output mode, ENC⁺ = single-ended 1.8V square wave, ENC⁻ = 0V, input range = $2V_{P-P}$ with differential drive, unless otherwise noted. The supply current and power dissipation specifications are totals for the entire chip, not per channel.

Note 10: Recommended operating conditions.

Note 11: The maximum sampling frequency depends on the speed grade of the part and also which serialization mode is used. The maximum serial data rate is 1000Mbps so t_{SER} must be greater than or equal to 1ns.


LINEAR TECHNOLOGY

2-Lane Output Mode, 16-Bit Serialization



 $^*\mathrm{D_X}$ and $\mathrm{D_Y}$ are extra non-data bits for complete software compatibility with the 14-bit versions of these a/ds. During normal non-overranged operation $\mathrm{D_X}$ and $\mathrm{D_Y}$ are set to logic 0. See the data format section for more details.

2-Lane Output Mode, 14-Bit Serialization




NOTE THAT IN THIS MODE, FR+/FR- HAS TWO TIMES THE PERIOD OF ENC+/ENC-


 $^*\mathrm{D}_X$ and D_Y are extra non-data bits for complete software compatibility with the 14-bit versions of these A/Ds. During normal non-overranged operation D_X and D_Y are set to logic 0. See the data format section for more details.



2-Lane Output Mode, 12-Bit Serialization




1-Lane Output Mode, 16-Bit Serialization



OUT#B+, OUT#B- ARE DISABLED


 $^{^*\}mathrm{D_X}$ and $\mathrm{D_Y}$ are extra non-data bits for complete software compatibility with the 14-bit versions of these A/Ds. During normal non-overranged operation $\mathrm{D_X}$ and $\mathrm{D_Y}$ are set to logic 0. See the data format section for more details.

1-Lane Output Mode, 14-Bit Serialization




 $^{\star}D_{X}$ and D_{Y} are extra non-data bits for complete software compatibility with the 14-bit versions of these A/Ds. During normal non-overranged operation D_{X} and D_{Y} are set to logic 0. See the data format section for more details.


1-Lane Output Mode, 12-Bit Serialization





SPI Port Timing (Readback Mode)





SPI Port Timing (Write Mode)

































LTC2268-12: SFDR vs Input














I_{OVDD} vs Sample Rate, 5MHz Sine













LTC2267-12: 8k Point FFT, $f_{IN} = 70MHz, -1dBFS, 105Msps$ 0 -10 -20 -30 AMPLITUDE (dBFS) -40 -50 -60 -70 -80 -90 -100-110 -120 0 10 20 30 50 FREQUENCY (MHz)




LTC2267-12: 8k Point 2-Tone FFT, f_{IN} = 70MHz, 75MHz, -1dBFS, 105Msns




LTC2267-12: Shorted Input Histogram


226812 G25




LTC2267-12: SNR vs Input Frequency, -1dBFS, 2V Range, 105Msps




LTC2267-12: SFDR vs Input Frequency, -1dBFS, 2V Range,










LTC2267-12: I_{VDD} vs Sample Rate, 5MHz Sine Wave Input, -1dB
































LTC2266-12: SNR vs Input Frequency, -1dBFS, 2V Range, 80Msps




LTC2266-12: SFDR vs Input Frequency, -1dBFS, 2V Range, 80Msps




LTC2266-12: SFDR vs Input Level, f_{IN} = 70MHz, 2V Range, 80Msps




LTC2266-12: I_{VDD} vs Sample Rate, 5MHz Sine Wave Input, -1dBFS



LTC2266-12: SNR vs SENSE, $f_{IN} = 5MHz, -1dBFS$



DCO Cycle-Cycle Jitter vs Serial Data Rate



PIN FUNCTIONS

A_{IN1}⁺ (**Pin 1**): Channel 1 Positive Differential Analog Input.

A_{IN1} (**Pin 2**): Channel 1 Negative Differential Analog Input.

 V_{CM1} (Pin 3): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channel 1. Bypass to ground with a $0.1\mu F$ ceramic capacitor.

REFH (Pins 4,5): ADC High Reference. Bypass to pins 6, 7 with a 2.2μ F ceramic capacitor and to ground with a 0.1μ F ceramic capacitor.

REFL (Pins 6,7): ADC Low Reference. Bypass to pins 4, 5 with a $2.2\mu F$ ceramic capacitor and to ground with a $0.1\mu F$ ceramic capacitor.

 V_{CM2} (Pin 8): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channel 2. Bypass to ground with a 0.1µF ceramic capacitor.

A_{IN2}⁺ **(Pin 9)**: Channel 2 Positive Differential Analog Input.

 A_{IN2}^- (Pin 10): Channel 2 Negative Differential Analog Input.

V_{DD} (**Pins 11**, **12**, **39**, **40**): Analog Power Supply, 1.7V to 1.9V. Bypass to ground with 0.1μF ceramic capacitors. Adjacent pins can share a bypass capacitor.

ENC+ (Pin 13): Encode Input. Conversion starts on the rising edge.

ENC⁻ (**Pin 14**): Encode Complement Input. Conversion starts on the falling edge.

 $\overline{\text{CS}}$ (Pin 15): In serial programming mode, (PAR/ $\overline{\text{SER}}$ =0V), $\overline{\text{CS}}$ is the serial interface chip select input. When $\overline{\text{CS}}$ is low, SCK is enabled for shifting data on SDI into the mode control registers. In the parallel programming mode (PAR/ $\overline{\text{SER}}$ = V_{DD}), $\overline{\text{CS}}$ selects 2-lane or 1-lane output mode. $\overline{\text{CS}}$ can be driven with 1.8V to 3.3V logic.

SCK (Pin 16): In serial programming mode, (PAR/ \overline{SER} = 0V), SCK is the serial interface clock input. In the parallel programming mode (PAR/ \overline{SER} = V_{DD}), SCK selects 3.5mA or 1.75mA LVDS output currents. SCK can be driven with 1.8V to 3.3V logic.

SDI (Pin 17): In serial programming mode, (PAR/ \overline{SER} = 0V), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In the parallel programming mode (PAR/ \overline{SER} = V_{DD}), SDI can be used to power down the part. SDI can be driven with 1.8V to 3.3V logic.

GND (Pins 18, 33, 37, Exposed Pad Pin 41): ADC Power Ground. The exposed pad must be soldered to the PCB ground.

OGND (Pin 25): Output Driver Ground. Must be shorted to the ground plane by a very low inductance path. Use multiple vias close to the pin.

OV_{DD} (**Pin 26**): Output Driver Supply, 1.7V to 1.9V. Bypass to ground with a 0.1µF ceramic capacitor.

SDO (Pin 34): In serial programming mode, (PAR/ \overline{SER} = 0V), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain NMOS output that requires an external 2k pull-up resistor to 1.8V – 3.3V. If read back from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected. In the parallel programming mode (PAR/ \overline{SER} = V_{DD}), SDO is an input that enables internal 100 Ω termination resistors on the digital outputs. When used as an input, SDO can be driven with 1.8V to 3.3V logic through a 1k series resistor.

PAR/SER (**Pin 35**): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode. \overline{CS} , SCK, SDI, SDO become a serial interface that control the A/D operating modes. Connect to V_{DD} to enable the parallel programming mode where \overline{CS} , SCK, SDI, SDO become parallel logic inputs that control a reduced set of

LINEAR TECHNOLOGY

PIN FUNCTIONS

the A/D operating modes. PAR/ \overline{SER} should be connected directly to ground or the V_{DD} of the part and not be driven by a logic signal.

V_{REF} (**Pin 36**): Reference Voltage Output. Bypass to ground with a 1µF ceramic capacitor, nominally 1.25V.

SENSE (Pin 38): Reference Programming Pin. Connecting SENSE to V_{DD} selects the internal reference and a $\pm 1V$ input range. Connecting SENSE to ground selects the internal reference and a $\pm 0.5V$ input range. An external reference between 0.625V and 1.3V applied to SENSE selects an input range of $\pm 0.8 \cdot V_{SENSE}$.

LVDS Outputs

All pins below are differential LVDS outputs. The output current level is programmable. There is an optional internal 100 Ω termination resistor between the pins of each LVDS output pair.

OUT2B⁻/OUT2B⁺, OUT2A⁻/OUT2A⁺ (Pins 19/20, Pins 21/22): Serial Data Outputs for Channel 2. In 1-lane output mode only OUT2A⁻/OUT2A⁺ are used.

FR⁻/FR⁺ (Pins 23/24): Frame Start Outputs.

DCO⁻/DCO⁺ (Pins 27/28): Data Clock Outputs.

OUT1B⁺/OUT1B⁺, OUT1A⁻/OUT1A⁺ (Pins 29/30, Pins 31/32): Serial Data Outputs for Channel 1. In 1-lane output mode only OUT1A⁻/OUT1A⁺ are used.



BLOCK DIAGRAM




Figure 1. Functional Block Diagram

CONVERTER OPERATION

The LTC2268-12/LTC2267-12/LTC2266-12 are low power, 2-channel, 12-bit, 125Msps/105Msps/80Msps A/D converters that are powered by a single 1.8V supply. The analog inputs should be driven differentially. The encode input can be driven differentially for optimal jitter performance, or single ended for lower power consumption. To minimize the number of data lines the digital outputs are serial LVDS. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). Many additional features can be chosen by programming the mode control registers through a serial SPI port.




Figure 2. Equivalent Input Circuit. Only One of the Two Analog Channels Is Shown

ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the V_{CM1} or V_{CM2} output pins, which are nominally $V_{DD}/2$. For the 2V input range, the inputs should swing from $V_{CM}-0.5 V$ to $V_{CM}+0.5 V$. There should be 180° phase difference between the inputs.

The two channels are simultaneously sampled by a shared encode circuit (Figure 2).

INPUT DRIVE CIRCUITS

Input filtering

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.




Figure 3. Analog Input Circuit Using a Transformer.

Recommended for Input Frequencies from 5MHz to 70MHz

Transformer Coupled Circuits

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with V_{CM} , setting the A/D input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figures 4 to 6) has better balance, resulting in lower A/D distortion.




Figure 4.Recommended Front End Circuit for Input Frequencies from 70MHz to 170MHz




Figure 5. Recommended Front End Circuit for Input Frequencies from 170MHz to 300MHz

Amplifier Circuits

Figure 7 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC-coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 4 to 6) should convert the signal to differential before driving the A/D.




Figure 6. Recommended Front End Circuit for Input Frequencies Above 300MHz




Figure 7. Front End Circuit Using a High Speed Differential Amplifier

LINEAR

Reference

The LTC2268-12/LTC2267-12/LTC2266-12 has an internal 1.25V voltage reference. For a 2V input range using the internal reference, connect SENSE to V_{DD} . For a 1V input range using the internal reference, connect SENSE to ground. For a 2V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 9).

The input range can be adjusted by applying a voltage to SENSE that is between 0.625V and 1.30V. The input range will then be 1.6 \bullet V_{SENSE}.




Figure 8. Reference Circuit




Figure 9. Using an External 1.25V Reference

The reference is shared by both ADC channels, so it is not possible to independently adjust the input range of individual channels.

The V_{REF} , REFH and REFL pins should be bypassed as shown in Figure 8. The $0.1\mu F$ capacitor between REFH and REFL should be as close to the pins as possible (not on the backside of the circuit board).

Encode Input

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals — do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).




Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode




Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode



The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figures 12 and 13). The encode inputs are internally biased to 1.2V through 10k equivalent resistance. The encode inputs can be taken above V_{DD} (up to 3.6V), and the common mode range is from 1.1V to 1.6V. In the differential encode mode, ENC-should stay at least 200mV above ground to avoid falsely triggering the single-ended encode mode. For good jitter performance ENC+ should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC $^-$ is connected to ground and ENC $^+$ is driven with a square wave encode input. ENC $^+$ can be taken above V $_{DD}$ (up to 3.6V) so 1.8V to 3.3V CMOS logic levels can be used. The ENC $^+$ threshold is 0.9V. For good jitter performance ENC $^+$ should have fast rise and fall times.




Figure 12. Sinusoidal Encode Drive




Figure 13. PECL or LVDS Encode Drive

Clock PLL and Duty Cycle Stabilizer

The encode clock is multiplied by an internal phase-locked loop (PLL) to generate the serial digital output data. If the encode signal changes frequency or is turned off, the PLL requires $25\mu s$ to lock onto the input clock.

A clock duty cycle stabilizer circuit allows the duty cycle of the applied encode signal to vary from 30% to 70%. In the serial programming mode it is possible to disable the duty cycle stabilizer, but this is not recommended. In the parallel programming mode the duty cycle stabilizer is always enabled.

DIGITAL OUTPUTS

The digital outputs of the LTC2268-12/LTC2267-12/LTC2266-12 are serialized LVDS signals. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). The data can be serialized with 16-, 14-, or 12-bit serialization (see Timing Diagrams for details).

The output data should be latched on the rising and falling edges of the data clock out (DCO). A data frame output (FR) can be used to determine when the data from a new conversion result begins. In the 2-lane, 14-bit serialization mode, the frequency of the FR output is halved.

The maximum serial data rate for the data outputs is 1Gbps, so the maximum sample rate of the ADC will depend on the serialization mode as well as the speed grade of the ADC (see Table 1). The minimum sample rate for all serialization modes is 5Msps.



Table 1. Maximum Sampling Frequency for All Serialization Modes. Note That These Limits Are for the LTC2268-12. The Sampling Frequency for the Slower Speed Grades Cannot Exceed 105MHz (LTC2267-12) or 80MHz (LTC2266-12).

SERIALIZATION MO	ODE	MAXIMUM SAMPLING FREQUENCY, f _s (MHz)	DCO FREQUENCY	FR FREQUENCY	SERIAL DATA RATE
2-Lane	16-Bit Serialization	125	4 • f _S	f _S	8 • f _S
2-Lane	14-Bit Serialization	125	3.5 • f _S	0.5 • f _S	7 • f _S
2-Lane	12-Bit Serialization	125	3 • f _S	f _S	6 • f _S
1-Lane	16-Bit Serialization	62.5	8 • f _S	f _S	16 • f _S
1-Lane	14-Bit Serialization	71.4	7 • f _S	f _S	14 • f _S
1-Lane	12-Bit Serialization	83.3	6 • f _S	f _S	12 • f _S

By default the outputs are standard LVDS levels: 3.5mA output current and a 1.25V output common mode voltage. An external 100Ω differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by OV_{DD} and OGND which are isolated from the A/D core power and ground.

Programmable LVDS Output Current

The default output driver current is 3.5mA. This current can be adjusted by control register A2 in the serial programming mode. Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA. In the parallel programming mode the SCK pin can select either 3.5mA or 1.75mA.

Optional LVDS Driver Internal Termination

In most cases using just an external 100Ω termination resistor will give excellent LVDS signal integrity. In addition, an optional internal 100Ω termination resistor can be enabled by serially programming mode control register A2. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing. In the Parallel Programming Mode, the SDO pin enables internal termination. Internal termination should only be used with 1.75mA, 2.1mA or 2.5mA LVDS output current modes.

DATA FORMAT

Table 2 shows the relationship between the analog input voltage and the digital data output bits. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A1.

In addition to the 12 data bits (D11 - D0), two additional bits (D_X and D_Y) are sent out in the 14-bit and 16-bit serialization modes. These extra bits are to ensure complete software compatibility with the 14-bit versions of these A/Ds. During normal operation when the analog inputs are not overranged, D_X and D_Y are always logic 0. When the analog inputs are overranged positive, D_X and D_Y become logic 1. When the analog inputs are overranged negative, D_X and D_Y become logic 0. D_X and D_Y can also be controlled by the digital output test pattern. See the Timing Diagrams section for more information.

Table 2. Output Codes vs Input Voltage

A _{IN} ⁺ – A _{IN} ⁻ (2V RANGE)	D11-D0 (OFFSET BINARY)	D11-D0 (2's COMPLEMENT)	D _X , D _Y
>+1.000000V	1111 1111 1111	0111 1111 1111	11
+0.999512V	1111 1111 1111	0111 1111 1111	00
+0.999024V	1111 1111 1110	0111 1111 1110	00
+0.000488V	1000 0000 0001	0000 0000 0001	00
V000000.0	1000 0000 0000	0000 0000 0000	00
-0.000488V	0111 1111 1111	1111 1111 1111	00
-0.000976V	0111 1111 1110	1111 1111 1110	00
-0.999512V	0000 0000 0001	1000 0000 0001	00
-1.000000V	0000 0000 0000	1000 0000 0000	00
≤-1.000000V	0000 0000 0000	1000 0000 0000	00

Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.

The digital output is *randomized* by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied—an exclusive-OR operation is applied between the LSB and all other bits. The FR and DCO outputs are not affected. The output randomizer is enabled by serially programming mode control register A1.

Digital Output Test Pattern

To allow in-circuit testing of the digital interface to the A/D, there is a test mode that forces the A/D data outputs (D11-D0, D_X , D_Y) of both channels to known values. The digital output test patterns are enabled by serially programming mode control registers A3 and A4. When enabled, the test patterns override all other formatting modes: 2's complement and randomizer.

Output Disable

The digital outputs may be disabled by serially programming mode control register A2. The current drive for all digital outputs including DCO and FR are disabled to save power or enable in-circuit testing. When disabled the common mode of each output pair becomes high impedance, but the differential impedance may remain low.

Sleep and Nap Modes

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire device is powered down, resulting in 1mW power consumption. Sleep mode is enabled by mode control register A1 (serial programming mode), or by SDI (parallel programming mode). The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on V_{REF} , REFH, and REFL. For the suggested values in Figure 8, the A/D will stabilize after 2ms.

In nap mode any combination of A/D channels can be powered down while the internal reference circuits and the PLL stay active, allowing faster wake-up than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. If the application demands very accurate DC settling then an additional 50µs should be allowed so the on-chip references can settle from the slight temperature shift caused by the change in supply current as the A/D leaves nap mode. Nap mode is enabled by mode control register A1 in the serial programming mode.

DEVICE PROGRAMMING MODES

The operating modes of the LTC2268-12/LTC2267-12/LTC2266-12 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

Parallel Programming Mode

To use the parallel programming mode, PAR/ \overline{SER} should be tied to V_{DD} . The \overline{CS} , SCK, SDI and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to V_{DD} or ground, or driven by 1.8V, 2.5V, or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1k series resistor. Table 3 shows the modes set by \overline{CS} , SCK, SDI and SDO.

Table 3. Parallel Programming Mode Control Bits (PAR/ $\overline{SER} = V_{DD}$)

Ianic (Table 3. I drailer i Togramming Mode Control Dits (I ATI/SETT = VDD)				
PIN	DESCRIPTION				
CS	2-Lane/1-Lane Selection Bit				
	0 = 2-Lane, 16-Bit Serialization Output Mode				
	1 = 1-Lane, 14-Bit Serialization Output Mode				
SCK	LVDS Current Selection Bit				
	0 = 3.5mA LVDS Current Mode				
	1 = 1.75mA LVDS Current Mode				
SDI	Power Down Control Bit				
	0 = Normal Operation				
	1 = Sleep Mode				
SDO	Internal 100 Ω Termination Selection Bit				
	0 = Internal Termination Disabled				
	1 = Internal Termination Enabled				



Serial Programming Mode

To use the serial programming mode, PAR/SER should be tied to ground. The $\overline{\text{CS}}$, SCK, SDI and SDO pins become a serial interface that programs the A/D mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

Serial data transfer starts when \overline{CS} is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when \overline{CS} is taken high again.

The first bit of the 16-bit input word is the R/\overline{W} bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).

If the R/ \overline{W} bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the R/\overline{W} bit is high, data in the register set by the address bits (A6:A0) will be read back on the SDO pin (see the Timing Diagrams section). During a read back command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a 200Ω impedance. If register data is read back through SDO, an external 2k pull-up resistor is required. If serial data is only written and read back is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 4 shows a map of the mode control registers.

Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset, bit D7 in the reset register is written with a logic 1. After the reset SPI write command is complete, bit D7 is automatically set back to zero.

Table 4. Serial Programming Mode Register Map (PAR/ \overline{SER} = GND) REGISTER AO: RESET REGISTER (ADDRESS 00h)

D7	D6	D5	D4	D3	D2	D1	D0
RESET	X	X	Х	X	X	Χ	Х
Bit 7	RESET	Software Reset Bit					
	0 = Not Used 1 - Software Reset, All Mode Control Registers Are Reset to 00h. The ADC is momentarily placed in SLEEP mode						

This Bit Is Automatically Set Back to Zero at the End of the SPI Write Command.

The Reset Register is Write Only.

Unused, Don't Care Bits. Bits 6-0

REGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)

D7	D6	D5	, D4	D3	D2	D1	D0
DCSOFF	RAND	TWOSCOMP	SLEEP	NAP_2	Χ	Х	NAP_1
Bit 7	0 = Clock Duty Cyc	ck Duty Cycle Stabi de Stabilizer On de Stabilizer Off. Th		nded.			
Bit 6	0 = Data Output Ra	a Output Randomiz andomizer Mode Off andomizer Mode On					
Bit 5	TWOSCOMP 0 = Offset Binary D 1 = Two's Complen		Mode Control Bit				
Bits 4,3,0		ration I Nap Mode					
Bits 2,1	Unused, Don't Car	e Bits.					22687

REGISTER A2: OUTPUT MODE REGISTER (ADDRESS 02h)

D7	D6	D5	D4	D3	D2	D1	D0
ILVDS2	ILVDS1	ILVDS0	TERMON	OUT0FF	OUTMODE2	OUTMODE1	OUTMODE0
Bits 7-5	000 = 3.5mA LVDS 001 = 4.0mA LVDS 010 = 4.5mA LVDS 011 = Not Used 100 = 3.0mA LVDS 101 = 2.5mA LVDS 110 = 2.1mA LVDS	LVDS Output Curre S Output Driver Curre OS Output Driver Curre	ent ent ent ent ent ent				
Bit 4	0 = Internal Termir 1 = Internal Termir	DS Internal Termina nation Off nation On. LVDS Ou , 2.1mA or 2.5mA L	tput Driver Current		ot by ILVDS2:ILVDS0). Internal terminati	on should only be
Bit 3	OUTOFF Our 0 = Digital Outputs 1 = Digital Outputs						
Bits 2-0	OUTMODE2:OUTM 000 = 2-Lanes, 16 001 = 2-Lanes, 14 010 = 2-Lanes, 12 011 = Not Used 100 = Not Used 101 = 1-Lane, 14-1 110 = 1-Lane, 16-1	-Bit Serialization -Bit Serialization Bit Serialization Bit Serialization	ut Mode Control Bit	S			

REGISTER A3: TEST PATTERN MSB REGISTER (ADDRESS 03h)

D/	Dб	D5	D4	D3	D2	וט	DU
OUTTEST	Х	TP11	TP10	TP9	TP8	TP7	TP6
Bit 7	OUTTEST D 0 = Digital Output 1 = Digital Output		attern Control Bit				

Bit 6 Unused, Don't Care Bit.

Bits 5-0 **TP11:TP6** Test Pattern Data Bits (MSB)

TP11:TP6 Set the Test Pattern for Data Bit 11 (MSB) Through Data Bit 6.

REGISTER A4: TEST PATTERN LSB REGISTER (ADDRESS 04h)

D7	D6	D5	D4	D3	D2	D1	D0
TP5	TP4	TP3	TP2	TP1	TP0	TPX	TPY

Bits 7-2 TP5:TP0 Test Pattern Data Bits (LSB)

TP5:TP0 Set the Test Pattern for Data Bit 5 Through Data Bit 0 (LSB).

Bits 1-0 TPX:TPY Set the Test Pattern for Extra Bits D_X and D_Y . These Bits are for Compatibility with the 14-Bit Version of the A/D.



GROUNDING AND BYPASSING

The LTC2268-12/LTC2267-12/LTC2266-12 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the V_{DD} , OV_{DD} , V_{CM} , V_{REF} , REFH and REFL pins. Bypass capacitors must be located as close to the pins as possible. Of particular importance is the $0.1\mu F$ capacitor between REFH and REFL. This capacitor should be on the same side of the circuit board as the A/D, and as close to the device as possible (1.5mm or less). Size 0402 ceramic capacitors are recommended. The larger $2.2\mu F$ capacitor

between REFH and REFL can be somewhat further away. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.


The analog inputs, encode signals, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

HEAT TRANSFER


Most of the heat generated by the LTC2268-12/LTC2267-12/LTC2266-12 is transferred from the die through the bottom-side Exposed Pad and package leads onto the printed circuit board. For good electrical and thermal performance, the Exposed Pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.

TYPICAL APPLICATIONS


Silkscreen Top



Top Side




TYPICAL APPLICATIONS



TYPICAL APPLICATIONS


LTC2268 Schematic




PACKAGE DESCRIPTION

UJ Package 40-Lead Plastic QFN (6mm × 6mm)

(Reference LTC DWG # 05-08-1728 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- 1. DRAWING IS A JEDEC PACKAGE OUTLINE VARIATION OF (WJJD-2)
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	6/11	Revised Software Reset paragraph and Table 4 in Applications Information section	25



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS						
ADCs								
LTC2170-14/LTC2171-14/ LTC2172-14	14-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power	178mW/234mW/360mW, 73.4dB SNR, 88dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52						
LTC2170-12/LTC2171-12/ LTC2172-12	12-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power	178mW/234mW/360mW, 70.5dB SNR, 88dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52						
LTC2173-14/LTC2174-14/ LTC2175-14	14-Bit, 80Msps/105Msps/125Msps 1.8V Quad ADCs, Ultralow Power	373mW/445mW/551mW, 73.2 dB SNR, 88dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52						
LTC2173-12/LTC2174-12/ LTC2175-12	12-Bit, 80Msps/105Msps/125Msps 1.8V Quad ADCs, Ultralow Power	412mW/481mW/567mW, 70.5 dB SNR, 88dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52						
LTC2256-14/LTC2257-14/ LTC2258-14	14-Bit, 25Msps/40Msps/65Msps 1.8V ADCs, Ultralow Power	35mW/49mW/81mW, 74dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 6mm × 6mm QFN-36						
LTC2259-14/LTC2260-14/ LTC2261-14	14-Bit, 80Msps/105Msps/125Msps 1.8V ADCs, Ultralow Power	89mW/106mW/127mW, 73.4dB SNR, 85dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 6mm × 6mm QFN-36						
LTC2262-14	14-Bit, 150Msps 1.8V ADC, Ultralow Power	149mW, 72.8dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 6mm × 6mm QFN-36						
LTC2263-14/LTC2264-14/ LTC2265-14	14-Bit, 25Msps/40Msps/65Msps 1.8V Dual ADCs, Ultralow Power	99mW/126mW/191mW, 73.4dB SNR, 88dB SFDR, Serial LVDS Outputs, 6mm × 6mm QFN-36						
LTC2263-12/LTC2264-12/ LTC2265-12	12-Bit, 25Msps/40Msps/65Msps 1.8V Dual ADCs, Ultralow Power	99mW/126mW/191mW, 70.5dB SNR, 88dB SFDR, Serial LVDS Outputs, 6mm × 6mm QFN-36						
LTC2266-14/LTC2267-14/ LTC2268-14	14-Bit, 80Msps/105Msps/125Msps 1.8V Dual ADCs, Ultralow Power	216mW/250mW/293mW, 73.4dB SNR, 88dB SFDR, Serial LVDS Outputs, 6mm × 6mm QFN-36						
RF Mixers/Demodulators								
LT5517	40MHz to 900MHz Direct Conversion Quadrature Demodulator	High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator						
LT5527	400MHz to 3.7GHz High Linearity Downconverting Mixer	24.5dBm IIP3 at 900MHz, 23.5dBm IIP3 at 3.5GHz, NF = 12.5dB, 50Ω Single-Ended RF and LO Ports						
LT5557	400MHz to 3.8GHz High Linearity Downconverting Mixer	23.7dBm IIP3 at 2.6GHz, 23.5dBm IIP3 at 3.5GHz, NF = 13.2dB, 3.3V Supply Operation, Integrated Transformer						
LT5575	800MHz to 2.7GHz Direct Conversion Quadrature Demodulator	High IIP3: 28dBm at 900MHz, Integrated LO Quadrature Generator, Integrated RF and LO Transformer						
Amplifiers/Filters								
LTC6412	800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier	Continuously Adjustable Gain Control, 35dBm OIP3 at 240MHz, 10dB Noise Figure, 4mm × 4mm QFN-24						
LTC6420-20	1.8GHz Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IF	Fixed Gain 10V/V, 1nV/√Hz Total Input Noise, 80mA Supply Current per Amplifier, 3mm × 4mm QFN-20						
LTC6421-20	1.3GHz Dual Low Noise, Low Distortion Differential ADC Drivers	Fixed Gain 10V/V, 1nV/√Hz Total Input Noise, 40mA Supply Current per Amplifier, 3mm × 4mm QFN-20						
LTC6605-7/ LTC6605-10/ LTC6605-14	Dual Matched 7MHz/10MHz/14MHz Filters with ADC Drivers	Dual Matched 2nd Order Lowpass Filters with Differential Drivers, Pin-Programmable Gain, 6mm × 3mm DFN-22						
LTM9002	14-Bit Dual Channel IF/Baseband Receiver Subsystem	Integrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers						